An Improved Data Weighted Averaging for Segmented Current-Steering DACs

Dan Zheng; Wei Ni; Rui Zhang; Yong Sheng Yin

doi:10.4028/www.scientific.net/AMR.748.868

Paper Titles

A 100-MS/s CMOS Sample-and-Hold Circuit with Input Common Mode Feedback
p.847

Design of the High-Speed High-Resolution Latched Comparator
p.853

Design of a Novel Excitation Circuit for Low Perming Error Fluxgate
p.859

Simulation of an AlGaN/GaN HEMT for Ka-Band
p.864

An Improved Data Weighted Averaging for Segmented Current-Steering DACs
p.868

Design of SDH Positive/Zero/Negative Justification Circuits Based on FPGA
p.874

Distribution Network and Multiple Power Bi-Level Programming
p.881

Important Position of Information Science in Studying Complex System
p.889

Study on Dynamic Services Composition of Web Services Based on BPEL
p.893

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 748An Improved Data Weighted Averaging for Segmented...

An Improved Data Weighted Averaging for Segmented Current-Steering DACs

Abstract:

An improved DWA method for 14-bit 5+4+5 segmented current-steering digital-to-analog converters is proposed. Through to SFDR and dynamic performance of compromise consideration, this method uses two barrel shifters to control the starting position of the current element sequence every four clocks. Compared with the conventional DWA method, it features smaller device size and improves SFDR. And based on SIMULINK platform, through the establishment of high level of current steering D/A converter model with matching errors and output impedance. The simulation results show that SFDR is improved about 25dB.

You might also be interested in these eBooks

Material and Manufacturing Technology IV

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 748)

Pages:

868-873

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.748.868

Citation:

Cite this paper

Online since:

August 2013

Authors:

Dan Zheng, Wei Ni, Rui Zhang, Yong Sheng Yin

Keywords:

Current-Steering, Data Weighted Averaging, Digital-to-Analog Converter (DAC), Spurious-Free Dynamic Range

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] H. T. Jensen and I. Galton, A low-complexity dynamic element matching DAC for direct digital synthesis, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 45, no. 1, pp.13-27, Jan. (1998).

DOI: 10.1109/82.659453

Google Scholar

[2] K. L. Chan, J. Zhu and I. Galton, Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs, IEEE, J. Solid-State Circuits, vol. 43, No. 9, SEP. (2008).

DOI: 10.1109/jssc.2008.2001931

Google Scholar

[3] Y. H. Lin, D. H. Lee, C. C. Yang and T. H. Kuo, High-Speed DACS with random multiple data weighted averaging algorithm, in Proc. IEEE ISCAS, May 2003, pp. I993–I996.

DOI: 10.1109/iscas.2003.1205733

Google Scholar

[4] D. H. Lee, T. H. Kuo and K. L. Wen, Low-cost 14-bit current-steering DAC with a randomized thermometer-coding method, IEEE Trans. Circuits Syst. II, vol. 56, no. 2, Feb. (2009).

DOI: 10.1109/tcsii.2008.2011606

Google Scholar

[5] J. J. Wikner and N. Tan, Modeling of CMOS digital-to-analog converters for telecommunication, IEEE Trans. Circuits Syst. II, vol. 46, no. 5, May (1999).

DOI: 10.1109/82.769797

Google Scholar

[6] D. Lee, Y. Lin and T. Kuo, Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme, IEEE Trans. Circuits Syst, vol. 53. no. 11, p.1264–1268, Nov. (2006).

DOI: 10.1109/tcsii.2006.882355

Google Scholar

[7] Y. Cong and R. L. Geiger, Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 47, no. 7, p.585–595, Jul. (2000).

DOI: 10.1109/82.850417

Google Scholar