A 10Gbps Limiting Amplifier for STM-64 Application Driver in 0.18μm CMOS Technology

Article Preview

Abstract:

An inductorless circuit for limiting amplifiers is present. With the third-order interleaving active feedback, the bandwidth of this circuit could be enhanced while keeping a suppressed gain. The amplifier is simulation in a 0.18μm CMOS technology. The results show that the circuit consuming a DC power of 90mW with a 1.8V supply voltage, its voltage gain is about 42.6dB, the 3dB bandwidth of the circuit is 10.96GHz.The limiting amplifier circuit can be used in the STM-64 optical fiber communication system.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 760-762)

Pages:

120-124

Citation:

Online since:

September 2013

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Y. M. Greshishchev and P. Schvan, A 60-dB gain, 55-dB dynamic range, 10-Gb/s broadband SiGe HBT limiting amplifier, IEEE J. Solid-State Circuits, vol. 34, no. 12, p.1914–1920, Dec. (1999).

DOI: 10.1109/4.808916

Google Scholar

[2] C. Q. Wu, E. A. Sovero and B. Massey, 40 GHz transimpedance amplifier with differential outputs using InP / InGaAs heterojunction bipolar transistors, in Symp. GaAs IC Dig. Tech. Papers, Oct. 2002, p.60–63.

DOI: 10.1109/gaas.2002.1049030

Google Scholar

[3] H. Tran, F. Pera, D.S. McPherson, D. Viorel and S. P. Voinigescu, 6-kΩ 43-Gb/s differential transimpedance limiting amplifier with auto-zero feedback and high dynamic range, IEEE J. Solid-State Circuits, vol. 39, no. 10, p.1680– 1689, Oct. (2004).

DOI: 10.1109/jssc.2004.833547

Google Scholar

[4] C. H. Wu, J.W. Liao and S. I. Liu, A 1V 4. 2mW fully integrated 2. 5Gb/s CMOS limiting amplifier using folded active inductors, International Symposyum on Circuits and Systems, vol. 1, pp.1044-1047, May (2004).

DOI: 10.1109/iscas.2004.1328377

Google Scholar

[5] W. Z. Chen, and C. H. Lu, A 2. 5 Gbps CMOS Optical Receiver Analog Front-End, IEEE Custom Integrated Circuit Conference, pp.359-362, May (2002).

DOI: 10.1109/cicc.2002.1012842

Google Scholar

[6] E. Sackinger and W. C. Fischer, A 3-GHz 32-dB CMOS Limiting Amplifier for SONET OC-48 Receivers, IEEE J. Solid-State Circuits , vol. 35, no. 12, pp.1884-1888, Dec. (2000).

DOI: 10.1109/4.890301

Google Scholar

[7] S. Galal and B. Razavi, 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0. 18µm CMOS Technology, International Symposium on Solid-State Circuits Conference, pp.188-189, Feb. (2003).

DOI: 10.1109/isscc.2003.1234261

Google Scholar

[8] Y. Wang, M. Zamin Khan, S. Masood Ali and R. Raut, A fully differential CMOS limiting amplifier with active inductor for optical receiver, IEEE CCECE/CCGEI, May (2005).

DOI: 10.1109/ccece.2005.1557322

Google Scholar

[9] C. -H. Lee and S. -I. Liu, A 35-Gb/s limiting amplifier in 0. 13-µm CMOS technology, in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2006, p.152 –153.

DOI: 10.1109/vlsic.2006.1705340

Google Scholar

[10] Wang Zhigong, Optical Fiber Communication Integration Circuit Design, Advanced Education Publishing Company, June, (2003).

Google Scholar