Neuron Chip and MCU Double Processor Research

Shu Ya Zhi; Xiu Jun Ling

doi:10.4028/www.scientific.net/AMR.791-793.1824

Paper Titles

Mode Analysis of Power-Split Hybrid Electric Vehicle
p.1807

The Design of Gilbert-Type-Based Zero Intermediate Frequency CMOS Mixer
p.1811

Modeling and Optimization for Capacitive Converter of Energy Harvester
p.1815

A CAN Topology Optimization of Pure Electric Vechicle
p.1819

Neuron Chip and MCU Double Processor Research
p.1824

The Electromagnetic Force Influencing Research of a Rectangular Cross-Sectional Rail Launcher by Armature Position
p.1828

Study on Transient Characteristic of the DFIG LVRT
p.1832

Over-Voltage Suppression of Electric Railway Articulated Neutral Insulator
p.1837

Development of a Pulsed DC Power Supply for Generating Cold Plasma Jet
p.1841

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 791-793Neuron Chip and MCU Double Processor Research

Neuron Chip and MCU Double Processor Research

Abstract:

The paper discusses the neuron chip based on MC143150 and single-chip microcomputer AT89S51 double CPU structure AI node hardware and software design process. In the hardware introduced the ADC0809 modulus conversion chip data acquisition system,AT89S51 and MC143150 interface and MC143150 and physical network interface. In the software introduces the data acquisition, parallel slave-A mode of communication and utilization of network variables to send information from three aspects of the program design.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 791-793)

Pages:

1824-1827

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.791-793.1824

Citation:

Cite this paper

Online since:

September 2013

Authors:

Shu Ya Zhi, Xiu Jun Ling

Keywords:

Al Node Design, Hardware, Microcontroller, Neuron Chip, Software

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] L. Chen: Multiprocessor structure of Lon Works network intelligent controller design and implementation , The journal of The small miniature computer system, 2003. 24（P12-15）.

Google Scholar

[2] L. Ma: Intelligent control and Lon network development technology Beijing aerospace university press, in Chinese (2003).

Google Scholar

[3] Echelon Co: Parallel I/O Interface to the Neuron Chip, January, (1999).

Google Scholar

[4] S.X. Yao: Lon Works field bus technology in building automation system application research, Hunan university master degree thesis, (2005).

Google Scholar

[5] Z.M. Ma: SCM C language program design, Beijing aeronautics & astronautics university press, (2006).

Google Scholar

[6] Zhihao. Ling: From the neuron chip to control network, Beijing aeronautic & astronautic university press, (2003).

Google Scholar