The Design and FPGA Implementation of a Polyphase SRRC FIR Filter in DTMB

Article Preview

Abstract:

Polyphase FIR filters are applied in many practical Digital Signal Processing applications where the sampling rate needs to be changed. This paper focuses on the implementation of polyphase square root raised cosine (SRRC) FIR filter based on Field Programmable Gate Array (FPGA). The filter employs methods like filter's multiphase structure, symmetrical coefficients, I/Q channel multiplexing, pipeline addition and so on to design the SRRC filter. Compared with the traditional method, the designed FIR filter exhibits the advantages of high response speed and low hardware resource s consumption.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 791-793)

Pages:

2122-2126

Citation:

Online since:

September 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Nakamura,K.; Toraichi,K.; Katagishi,K.; Koyanagi,Y.; Okamoto, A: Design of FIR Filter with Small Number of Coefficients based on Compactly Supported Fluency Sampling Function, 2003 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, pp.256-259.

DOI: 10.1109/pacrim.2003.1235766

Google Scholar

[2] Changyong Pan, Yingying Lu, Kewu Peng and Hui Yang: Low-Complexity Implementation of High Order SRRC Filter, 2009. WiCom '09. 5th International Conference on Wireless Communications, Networking and Mobile Computing, pp.1-4.

DOI: 10.1109/wicom.2009.5302798

Google Scholar

[3] Abhisek Mukhopadhyay, Rajib Kar and Durbadal Mandal: Optimal design of Linear phase FIR band stop filterusing Particle Swarm Optimization with ImprovedInertia Weight Technique, 2012 International Joint Conference on Computer Science and Software Engineering (JCSSE), pp.168-173.

DOI: 10.1109/jcsse.2012.6261946

Google Scholar

[4] Chia-YuYao, Chiang-JuChien: The Design of a Square-Root-Raised-Cosine FIR Filter by a Recursive Method, IEEE International Symposium on Circuits and Systems, 2005 , pp.512-515.

DOI: 10.1109/iscas.2005.1464637

Google Scholar

[5] National Standardization Management Committee. GB2060-2006. Digital television terrestrial broadcasting transmission system framestructure, channel coding and modulation[S]. Beijing: Standards Press ofChina. June2006 (In Chinese).

Google Scholar

[6] Zhuang Min-min, Su Kai-xiong, Fu Xiao-zhen, Implementation of DTTB SRRC filter based on FPGA, 2010 2nd International Conference on Information Science and Engineering (ICISE), 2010, pp.2129-2131.

DOI: 10.1109/icise.2010.5691591

Google Scholar

[7] Luo Junhui, Luo Yongjiang and Bai Yichen. Applications of MATLAB 7. 0 in Digital Signal Processing[M]. Beijing: Industry Press, 2005, pp.87-124 (In Chinese).

Google Scholar