Reliability of Cu to Cu Joints Fabricated Using SnAg Capping Layer for 3D TSV Applications

Abstract:

Chip to Chip bonding technology using Cu bumps with solder capping layer has been widely investigated for 3D chip stacking applications. We studied the reliability of the Cu joints. Cu bumps capped with Sn-Ag solder layer were joined to bare Cu pads or Au/Ni electroplated Cu pads at 300°C for 10 sec after dispensing non-conductive paste (NCP). After joining, there were no failed joints and the contact resistance of the joints was very low in all specimens. High temperature storage (HTS) test (120°C, up to 2000 hrs) results demonstrated that the reliability was good in all specimens, while thermal cycling test (-55°C /+125°C, up to 2500 cycles) results showed that the contact resistance of the joints increased quickly after 2000 cycles which was attributed the crack formation in the joint interfaces.

• Periodical: Advanced Materials Research (Volume 900)
• Pages: 711-714
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.900.711
• Online since: February 2014
• Authors: Sung Woo Ma, Jeong Hwan Lee, Jin Su Lee, Ki Bum Kim, Min Suk Suh, Nam Seog Kim, Young Ho Kim*
• Keywords: Daisy Chain, HTS, NCP, Reliability, T/C, TSV

References

[1] S. F. Al-Sarawi, D. Abbott, P. D. Franzon, A review of 3-D packaging technology, Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on, vol. 21, no. 1, 1998, pp.2-14.

DOI: 10.1109/96.659500

[2] J. H. Lau, Overview and outlook of through-silicon via (TSV) and 3D integrations, Microelectronics International, vol. 28, no. 2, 2011, pp.8-22.

DOI: 10.1108/13565361111127304

[3] Li-Cheng Shen, Chien-Wei Chien, Jin-Ye Jaung, et al., A Clamped Through Silicon Via (TSV) Interconnection for Stacked Chip Bonding Using Metal Cap on Pad and Metal Column Forming in Via, ECTC 2008, pp.544-549.

DOI: 10.1109/ectc.2008.4550026

[4] K.S. Choi, Y.S. Eom, B.O. Lim et al., 3D IC Using through Silicon via Technologies, ETRI, vol. 25, No. 5, Oct 2010, pp.97-105.

[5] Ronald Hon, S. W. Ricky Lee, Shawn X. Zhang, et al., Multi-Stack Flip Chip 3D Packaging with Copper Plated Through-Silicon Vertical Interconnection, Electro Packaging Technology Conference 2005, pp.385-389.

DOI: 10.1109/eptc.2005.1614434

[6] S.W. Ricky Lee, Ronald Hon, Shawn X. D, et al., 3D Stacked Flip Chip Packaging with Through Silicon Vias and Copper Plating or Conductive Adhesive Filling, Electronic Components & Technology Conference, Florida, May 31- June 3, 2005, pp.795-801.

DOI: 10.1109/ectc.2005.1441363