A Low Phase Noise and Low Spurious Frequency Source based on Programmable Frequency Dividers

Article Preview

Abstract:

In this paper, based on the programmable frequency dividers HMC394 and AD company's integer PLL chip ADF4107, in the premise of not reducing the phase detector frequency, improved the frequency resolution and effectively inhibits the phase stray. Designed a frequency source with high performance index: high resolution is 10kHz, low phase noise is-91.27dBc/Hz @10kHz, low spurious is less than-60dBc, high harmonic suppression is less than-60dBc,the design method is simple, low cost, flexible control, high performance and widely used.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 971-973)

Pages:

310-313

Citation:

Online since:

June 2014

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] T.H. Lee and J.F. Bulzacchelli, A 155-MHz clock recovery delay-and phase-locked loop, IEEE J. of Solid-State Circuits[J] . 1992, 27(12): 1736-1746.

DOI: 10.1109/4.173100

Google Scholar

[2] Puglia,KV . phase noise analysis of component cascade Microwave Magazine[J] . IEEE, 4(3): 71-75.

Google Scholar

[3] RiehardKarlquist. A Narrow Band High-Resolution Synthesizer Using A Direct Digital Synthesizer Followed by Repeated Dividing and Mixing IEEE International Frequency Control Sym Posium , 1995:217-235.

DOI: 10.1109/freq.1995.483906

Google Scholar

[4] Teresa M. Almeida, Moises S. Piedade. High performance analog and digital PLL design. IEEE, 1999, Ⅳ-394-Ⅳ-397.

Google Scholar