A Fast Design Space Exploration Method for Reconfigurable Architecture Based on Loop Optimization

Abstract:

Using FPGA for general-purpose computation has become a hot research topic in high-performance computing technologies. However, the complexity of design and resource of FPGA make applying a common approach to solve the problem with mixed constraints impossible. Aiming at familiar loop structure of the applications, a design space exploration method based on FPGA hardware constrains is proposed according to the FPGA chip features, which combines the features of the corresponding application to perform loop optimization for reducing the demand of memory. Experimental results show that the method significantly improves the rate of data reuse, reduces the times of external memory access, achieves parallel execution of multiple pipelining, and effectively improves the performance of applications implemented on FPGA.

• Periodical: Key Engineering Materials (Volumes 467-469)
• Pages: 812-817
• DOI: https://doi.org/10.4028/www.scientific.net/KEM.467-469.812
• Online since: February 2011
• Authors: Dan Zhang, Rong Cai Zhao, Lin Han, Wei Fang Liang, Jin Qu, Xiao Nan Liu
• Keywords: Design Space Exploration, Field-Programmable Gate Array (FPGA), Loop Optimization, Reconfigurable

References

[1] E. El-Araby, T. El-Ghazawi, K. Gaj: A system-level design methodology for reconfigurable computing applications. A Thesis for the Master of Science Degree in Computer Engineering Department of Electrical and Computer Engineering, The George Washington University(2005).

DOI: 10.1109/fpt.2005.1568576

[2] Hartenstein R: A decade of reconfigurable computing: a visionary retrospective. In Proceedings of the Conference on Design, Automation and Test in Europe (2001), pp.642-649.

DOI: 10.1109/date.2001.915091

[3] L. Bossuet, G. Gogniat, J.L. Philippe: Fast Design Space Exploration Method for Reconfigurable Architectures. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (CSREA) (2003), pp.65-71.

DOI: 10.1109/ipdps.2005.233

[4] Ji Ai-ming, Shen Hai-bin, and Yan Xiao-lang: A Fast Method for Reconfigurable Architecture Design Space Exploration. Journal of Electronics & Information Technology. vol. 28, no. 9 (2006), pp.1744-1747.

[5] R. Enzler, T. Jeger, D. Cottet, and G. Trostler: High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs. In R. W. Hartenstein and H. Grunbacher (Eds) FPL 2000, vol1896, Springer (2000), pp.525-534.

DOI: 10.1007/3-540-44614-1_57

[6] U. Nageldinger et al.: KressArray Xplorer：A New CAD Environment to Optimize Reconfigurable Data Path Array Architectures. In Proceedings of the ASP-DAC 2000, Yokohama, Japan (2000), pp.163-168.

DOI: 10.1145/368434.368597

[7] V. Betz, J. Rose, and A. Marquart: Architecture and CAD for Deep Submicron FPGAs. Kluwer Academic Publishers (1999), pp.50-61.

[8] Jin Qu, Rongcai Zhao, Taogang Liu, Dan Zhang, and Lin Han. The Research of FPGA-based Loop Optimization Pipeline Scheduling Technology. In Proceedings of the CCTAE 2010, Chengdu, China (2010), pp.426-429.

DOI: 10.1109/cctae.2010.5544187