Design of Third-Order Single-Loop Full Feed-Forward Sigma Delta Modulator

Liang Liu; Song Chen; Chong He; Liang Yin; Xiao Wei Liu

doi:10.4028/www.scientific.net/KEM.609-610.1176

Paper Titles

Finite Element Analysis on Thermosonic Ball Bonding Process of MEMS Chip
p.1153

Lateral Resolution Test for Confocal Laser Scanning Microscope
p.1159

Fabrication and Packaging of Electromagnetic 2D MEMS Scanning Mirror
p.1165

Tightness Detecting Technique for the Valves of Diaphragm Gas Meter Based on Chromatic Confocal Method
p.1170

Design of Third-Order Single-Loop Full Feed-Forward Sigma Delta Modulator
p.1176

Quartz Crystal Double-Ended Tuning Fork Resonator for High Resolution Force Sensing
p.1181

Rapid Temperature Measurement of Meteorological Detection System Based on MEMS
p.1185

Three-Dimensional Measurement System Based on Micro Stereovision
p.1189

Micron and Nanometer Measuring Methods Based on Metrological Scanning Electron Microscope
p.1195

HomeKey Engineering MaterialsKey Engineering Materials Vols. 609-610Design of Third-Order Single-Loop Full...

Design of Third-Order Single-Loop Full Feed-Forward Sigma Delta Modulator

Abstract:

Sigma Delta modulator is widely used in ADC for kinds of micro inertial sensors, Sigma Delta ADC can be easily integrated with digital circuits. It possesses some performances of good linearity and high accuracy, while it has no such strict requirements for the match of device dimensions. In this paper, the design of third-order Sigma Delta modulator with a structure of single-loop full feed-forward is accomplished, meanwhile it uses local feedback for zero optimization to improve the shaping capacity of the modulator noise within the signal bandwidth. The OSR (over-sampling rate) of the modulator is 128 and the signal bandwidth is 10 kHz. By the system model building and simulation in the Simulink of MATALAB, the SNR is 96.3 dB and the ENOB is 15.71 bits. Then the modulator is implemented into transistor-level circuits with 0.5um process, by the simulation in Spectre of Cadence, the SNR is 88.5 dB and the ENOB is 14.41 bits. 搜

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Key Engineering Materials (Volumes 609-610)

Pages:

1176-1180

DOI:

https://doi.org/10.4028/www.scientific.net/KEM.609-610.1176

Citation:

Cite this paper

Online since:

April 2014

Authors:

Liang Liu*, Song Chen, Chong He, Liang Yin, Xiao Wei Liu

Keywords:

Feed-Forward, Modulator, Sigma Delta, Single-Loop

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Fernando Medeiro, Angel Perez-Verdu and Angel Rodriguez-Vazquez. Top-Down Design of High-Performance Sigma-Delta Modulators [M]. Kluwer Academic Publishers, Boston/Dorde-rcht/ London.

Google Scholar

[2] Aziz Pervez M, Sorensen Henrik V and Jan Van Der Spiegel. An Overview of Sigma-Delta Converters [J]. IEEE Singnal Processing Magazine. Jan (1996).

DOI: 10.1109/79.482138

Google Scholar

[3] O. Bajdechi, and J. H. Huijsing. A 1. 8 V Sigma-Delta Modulator Interface for Electrical Microphone with On-Chip Reference[C]. IEEE Conference on Custom Integrated Circuits, May 2001: 31-34.

DOI: 10.1109/cicc.2001.929718

Google Scholar

[4] R. Carley, J. Kenney. A16-bit 4th order noise-shaping D/A converter[C]. IEEE Proeeedings of the Custom Integrated Circuits Conference, 1988, 21(7): 1-4.

DOI: 10.1109/cicc.1988.20911

Google Scholar

[5] T. H. Pearce, A. C. Baker. Analog to digital conversion requirements for HF radio receivers[C]. Proceedings of the IEEE colloquium on system aspects and applications of ADCs for radar, sonar and communications, 1987, London.

Google Scholar