A High-Order Sigma-Delta Modulator Applied in Micro-Accelerometer

Article Preview

Abstract:

In this paper a high-order sigma-delta modulator applied in micro-accelerometer is designed. The modulator chooses the distributed feedback structure. And the signal bandwidth is 500Hz, the oversampling ratio is 250 and sampling frequency is 250KHz. By the MATLAB Simulink simulation, when the input signal is 1g, and the signal frequency is 250Hz, the simulation result is that the noise level is-160dBV at the signal frequency in the ideal situation. And when considering the non-ideal factors, the simulation result shows that the noise level at the input accelerated signal is 20dBV higher than the ideal. The overall circuit was implemented under 0.5 um CMOS process and simulated in Cadence Spectre. The final simulation results show that the signal to noise ratio (SNR) is 97.1dB.

You might also be interested in these eBooks

Info:

Periodical:

Key Engineering Materials (Volumes 609-610)

Pages:

1266-1270

Citation:

Online since:

April 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Zhou jianwen. Design of Closed-loop Accelerometer Σ-Δ Digital Output Circuit [D]. Harbin Institute of Technology, 2008: 4-5.

Google Scholar

[2] Lv Bingjun, Wang Pengfei, Wang Dongbo, et al. A High-Performance Closed-loop Fourth-Order Sigma Delta Micro-Machined Accelerometer[J]. Key Engineering Materials, 2012(503): 134-138.

DOI: 10.4028/www.scientific.net/kem.503.134

Google Scholar

[3] Cheng-Ta Chiang. A Total Solution of the CTV-Based Analog Sensing Circuits with Delta-Sigma Modulator for CMOS Micro- Accelerometers [C]/Instrumen- tation and Measurement Technology Conference, 2010: 560-563.

DOI: 10.1109/imtc.2010.5488301

Google Scholar

[4] E. Peeters, S. Vergote, B. Puers, et al. A Highly Symmetrical Capacitive Micro-Accelerometer with Single Degree of Freedom Response[J]. J. of Micromechanics and Microengineering, 1992(2): 104-112.

DOI: 10.1088/0960-1317/2/2/006

Google Scholar

[5] Li Haitao. Design of Sigma-Delta Interface Circuits for Closed-Loop Accelerometer[D]. Harbin Institute of Technology,2009: 32-34.

Google Scholar

[6] Norsworth S. N., Schreier R., Temes C. Delta–Sigma Data Converters: Theory, Design and Simulation[M]. Piscataway, NJ: IEEE Press, 1997: 174-183.

Google Scholar

[7] D. A. Johns, K. Martin. Analog Integrated Circuit Design[M]. China Machine Press, 2005: 164-165.

Google Scholar