Comparison of the Planar-JBS against the Trench-MOS Rectifier-Design Based on 4H-SiC for 3.3 kV Applications

Article Preview

Abstract:

We compare the static electronic performance of the state-of-the-art Junction-Barrier-Schottky (JBS) rectifier (manufactured by ion-implantation) against the Trench-MOS Barrier Schottky (TMBS) rectifier (manufactured by trench-etching and subsequent oxidation). In our 2D numerical simulations, we have chosen identical specifications for the epitaxial drift-layer (3.3 kV application voltage, e.g. traction) and back-side device-design, while investigating the impact of the top-cell active area design on both rectifier IV-characteristics. To enable a meaningful comparison, we designed the depth d of the shields for the electric field E equally deep (p+ peak-plateau dJBS equals trench-depth dt), such that the peak E-field (close to avalanche breakdown) inside the drift-layer of the device is located at a comparable depth near the anode-side of the rectifier (see Fig. 2). By studying systematically the ratio between shield-to Schottky contact-length (w/s ratio), we found that the unipolar conduction state of the TMBS design is basically unaffected by enlarging the Schottky-contact length s, which is enterly different for the JBS-case.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 821-823)

Pages:

604-607

Citation:

Online since:

June 2015

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2015 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] H. Bartolf, V. Sundaramoorthy, A. Mihaila, M. Berthou, P. Godignon, J. Millan, Mater. Sci. Forum. 778-780 (2014) 795 - 799.

DOI: 10.4028/www.scientific.net/msf.778-780.795

Google Scholar

[2] H. Bartolf, V. Sundaramoorthy, A. Mihaila, Proceedings of the International Seminar on Power Semiconductors, ISPS2014, Prague, http: /technology. feld. cvut. cz/ISPS2014.

Google Scholar

[3] S. Linder, Power Semiconductors, 1st edition, CRC Press, Lausanne, Switzerland, (2006).

Google Scholar

[4] B. M. Wilamowski, Solid-State Electronics 26 (1983) 491 - 493.

Google Scholar

[5] B. J. Baliga, IEEE Electron Device Letters 5 (1984) 194 - 196.

Google Scholar

[6] M. Mechrotra, B. J. Baliga, Solid-State Electronics 38 (1995) 801 - 806.

Google Scholar

[7] V. Khemka, V. Ananthan, T. P. Chow, IEEE Electron Device Letters 21 (2000) 286 - 288.

Google Scholar

[8] K. W. Chu, C. T. Yen, P. Chung, C. Y. Lee, T. Huang, C. F. Huand, Mater. Science Forum, 740-742 (2013) 687-690.

Google Scholar

[9] T. Hatakeyama, M. Kushibe, T. Watanabe, S. Imai, T. Shinohe, Mater. Sci. Forum. 433 - 436 (2003) 831 - 834.

DOI: 10.4028/www.scientific.net/msf.433-436.831

Google Scholar

[10] F. Dahlquist, C. -M. Zetterling, M. Östling, K. Rottner, Mater. Science Forum, 264-268 (1998) 1061-1064.

DOI: 10.4028/www.scientific.net/msf.264-268.1061

Google Scholar