Design and Implementation of Intelligent Digital Photo Frame Based on FPGA

Abstract:

SOPC technology of Nios II is Used for the design of intelligent digital photo frame in this paper. Developers can integrate design according to actual needs, fundamentally changing the lack of traditional design. Digital photo frame as a whole project is divided into two parts of the hardware module and software system. Functional correctness is verified by Quartus II, further downloaded to the FPGA for debugging, the observation results showed that digital photo frame has a high degree of freedom in the system optimization, which can be extended the life of the product on the market, greatly improving the performance of multi-function digital photo frame.

• Periodical: Applied Mechanics and Materials (Volumes 380-384)
• Pages: 3296-3299
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.380-384.3296
• Online since: August 2013
• Authors: Dan Dan Han, Tian Chi Zhang, Jing Zhang
• Keywords: Field-Programmable Gate Array (FPGA), Intelligent Digital Photo Frame, Nios II, SOPC

References

[1] PARKJOON. Powering Passive OLED Displays in Handhelds [J]. Electronic Engineering Times-Asia. 2006, 12: l-3.

[2] Altera Corporation. NiosII Processor Reference Hand book. 2005. 10.

[3] Goh J C. Chung H.J. Jang J. et al. A new pixel circuit for active matrix organic light emitting diodes [J]. IEEE. Electron Device Letters. 2002, 23(9): 544一546.

DOI: 10.1109/led.2002.802684

[4] SD Group. SD Memory Card Specifications: Part 2 File System Specifications v1. 01, (2001).

[5] Altera Corporation. Avalon Interface Specification. 2005. 5.