Area Efficient Carry Select Adder Using Negative Edge Triggered D-Flipflop

Abstract:

The recent increase in popularity of portable systems and rapid growth of packaging density in VLSI circuit’s has enable designers to design complex functional units on a single chip. Power, area and speed plays a major role in the design and optimization of an integrated circuit. Carry select adder is high speed final stage adder widely used in many data processing units. In this work, conventional D-flip flop is replaced by a new design using negative edge triggered D-flip flop. The proposed CSA is implemented in a faster partitioned Dadda multiplier and simulated by using MICROWIND tool. The results reveal that for 16 bit CSA improvement of power delay product (PDP) of the proposed design using negative edge triggered D flip flop is 78% & 18% when compared to CSA with BEC and CSA with conventional D flip flop. When CSA implemented in a partitioned Dadda multiplier it results in performance improvement of 74 % with little increase in total power dissipation.

• Periodical: Applied Mechanics and Materials (Volume 573)
• Pages: 187-193
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.573.187
• Online since: June 2014
• Authors: Anitha Ponnusamy, Palaniappan Ramanathan*
• Keywords: Binary to Excess 1 Converter (BEC), Carry Look-Ahead Adder (CSLA), Carry Select Adder (CSA), Conventional D Flip Flop, Negative Edge Triggered D Flip Flop, Ripple Carry Adder (RCA)

References

[1] M. Chithra and G.O. Makareswari 128-bit carry select adder havingless area and delay, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering. Vol. 2, Issue 7, July (2013).

[2] Damarla Paradhasaradhi and Prof. K. Anusudha"An Area Efficient Enhanced SQRT Carry Select Adder"Journal of Engineering Research and Applications Vol. 3, Issue 6, Nov-Dec 2013, pp.876-880.

[3] D. Prasanna Kumari, R. Surya Prakasha Rao, B. VijayaBhaskar A Future Technology For Enhanced Operation In Flip-Flop Oriented Circuits, International Journal of Engineering Research and Applications , Vol. 2, Issue4, July-August 2012, pp.2177-2180.

[4] R.J. On Edison A. J , Mr. C.S. Manikandababu An Efficient CSLA Architecture For Vlsi Hardware Implementation, International Journal of Management, IT and Engineering, Volume 2, Issue 5.

[5] B. Ramkumar, V. Sreedeep and Harish M Kittur, Member, IEEE(2011) A faster design technique for dadda multiplier, the School of Electronics Engineering, VIT University, Vellore.

[6] PallaviSaxena, UrvashiPurohit and Priyanka Joshi Analysis of Low Power, Area- Efficient and HighSpeed Fast Adder, International Journal of Advanced Research in Computer and Communication EngineeringVol. 2, Issue 9, September (2013).

[7] Thakare .A. P and S. Agrawal Design of High Efficiency Carry Select Adder Using SQRT Technique, International Journal of Emerging Technology and Advanced Engineering Volume 3, Issue 7, July (2013).