A Parallelization Cost Model for FPGA

Abstract:

Article Preview

Using FPGA for general-purpose computing has become an important research direction in high performance computing technology. However, it is not a lossless optimization method. Due to the impact of hardware reconfiguration overhead, data transmission cost, specific characteristics of programs, and other factors, the speedup of general-purpose computing on FPGA has visible difference. On the basis of in-depth analysis of FPGA architecture and development process, the main factors affecting FPGA implementation performance are pointed out, and a parallel cost model for FPGA based on static program analysis is proposed to provide judgment basis for using FPGA in general-purpose computing. The experiment results show that the algorithm estimates accurately FPGA execution performance.

Info:

Periodical:

Advanced Materials Research (Volumes 181-182)

Edited by:

Qi Luo and Yuanzhi Wang

Pages:

623-628

DOI:

10.4028/www.scientific.net/AMR.181-182.623

Citation:

D. Zhang et al., "A Parallelization Cost Model for FPGA", Advanced Materials Research, Vols. 181-182, pp. 623-628, 2011

Online since:

January 2011

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.