Ternary Logic Dynamic CMOS Comparators

Abstract:

In this paper, a new method of ternary logic circuit design is developed. It’s proposed that two types of static ternary CMOS comparators and three types of dynamic CMOS comparators, designed by new method, with low transistor count, high speed and low power consumption. The proposed comparators are the rearrangement and reordering of transistors in the evaluation block of a dynamic cell. These ternary comparators can be used as equality comparators, mutual comparators and zero/one/two detectors, which are widely used in build in self test and memory testing.

• Periodical: Advanced Materials Research (Volumes 317-319)
• Pages: 1177-1182
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.317-319.1177
• Online since: August 2011
• Authors: Xin Yu Jin, Cheng Li, Jun Biao Liu, Xiao Feng Jiang, Xiang Bing Zeng
• Keywords: Dynamic Cmos, Equality Comparator, Mutual Comparator, Ternary Logic, Zero/One/Two Detector

References

[1] C.-C. Wang, C.-F. Wu, S.-H. Chen, and C.-H. Kao, "In sawing lanes multilevel BIST for known good dies of LCD drivers," Electron. Lett., vol. 35, no. 84, p.1543–1544, 1999.

DOI: 10.1049/el:19991057

[2] L. T. Clark and G. F. Taylor, "High fan-in circuit design," IEEE J. Solid-State Circuits, vol. 31, p.91–96, Jan. 1996.

DOI: 10.1109/4.485870

[3] V. Fried and S. Liu, "Dynamic logic CMOS circuit," IEEE J. Solid-State Circuits, vol. SC-19, p.263–266, Apr. 1984.

[4] N. F. Gonclaves and H. J. DeMan, "NORA: A racefree dynamic CMOS technique for pipelined logic structures," IEEE J. Solid-State Circuits, vol. SC-18, p.261–266, June 1983.

DOI: 10.1109/jssc.1983.1051937

[5] N. H. E. Weste and K. Eshraghian, Principle of CMOS VLSI Design a System Perspective. Reading, MA: Addison Wesley, 1993.

[6] C.-C. Wang, P.-M. Lee, C.-F. Wu, and H.-L. Wu, "High Fan-In Dynamic CMOS Comparators With Low Transistor Count," IEEE Transactions on Circuits and Systems, Vol.50, NO.9, pp.1216-1220, Sep.2003.

DOI: 10.1109/tcsi.2003.816338

[7] R. X. Gu and M. I. Elmasry, "All-N-Logic High-Speed True-Single-Phase Dynamic CMOS Logic," IEEE J. Solid-State Circuits, vol. 31, NO.2, p.221–229, Feb. 1996.

DOI: 10.1109/4.487999

[8] Y. Wu and L. Luo, "High-Speed 32-Bit Tree-Structured Carry Look Ahead Adder Using Modified ANT Logic," Chinese Journal of Electron Devices, Vol. 29, NO.2, pp.553-560, Jun. 2006.

[9] R. Wu, X. B. Wu, X. L. Yan, "A Dynamic CMOS Comparator with High Precision and Resolution," Proc. of Solid-State and integrated Circuits Technology Conference, Vol. 2, pp.1567-1570, Oct. 2004.

DOI: 10.1109/icsict.2004.1436918

[10] C.-Y. Wu and H.-Y. Huang, "A new two-phase pipelined dynamic CMOS ternary logic," IEEE Proc. ISCAS, Vol1, pp.582-586, (1990)

[11] C.-Y. Wu and H.-Y. Huang, "Design and Application of Pipelined Dynamic CMOS Ternary Logic and Simple Ternary Differential Logic," IEEE J. Solid-State Circuits, vol. 28, NO.8, p.895–906, Aug. 1993.

DOI: 10.1109/4.231326

[12] X. Shou, N. Kalantari, M.M. Green, "Design of CMOS Ternary Latches," IEEE Tran. Circuits and Systems I: Regular Papers, Vol. 53, Issue 12, pp.2588-2594, Dec 2006.

DOI: 10.1109/tcsi.2006.885697