Numerical Model to Simulate the Drop Test of Printed Circuit Board (PCB)

Abstract:

Increasing demand for smaller consumer electronic devices with multi-function capabilities has driven the packaging architectures trends for the finer-pitch interconnects, thus increasing chances of their failures. A simulation of the Board Level Drop-Test according to JEDEC (Joint Electron Device Council) is performed to evaluate the solder joint reliability under drop impact test. After good insights to the physics of the problem, the results of the numerical analysis on a simple Euler-Bernoulli beam were validated against analytical analysis. Since the simulation has to be performed on ANSYS Mechanical which is an implicit software, two methods were proposed, the acceleration-input and the displacement-input. The results are the same for both methods. Therefore, the simulation is carried on the real standard model construction of the board package level2. Then a new improved model is proposed to satisfy shape regular element and accuracy. All the models are validated to show excellent first level correlation on the dynamic responses of Printed Circuit Board, and second level correlation on solder joint stress. Then a static model useful for quick design analysis and optimization’s works is proposed and validated. Finally, plasticity behavior is introduced on the solder ball and a non-linear analysis is performed.

• Periodical: Advanced Materials Research (Volume 423)
• Pages: 26-30
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.423.26
• Online since: December 2011
• Authors: S. Assif, M. Agouzoul, A. El Hami, O. Bendaou, Y. Gbati
• Keywords: Drop Test, Numerical Model, Printed Circuit Board (PCB), Reliability

References

[1] Chris Cowan, Harvey Tran, Nghia Le, Metin Ozen, « Drop Test Simulation of a BGA Package: Methods & Experimental Comparison ». International ANSYS Conference in May (2006).

[2] A. Farris, J. Pan, A. Lidicoat, M. Krist, N. Vickers, B. Toleno, D. Maslyk, D. Kai Shangguan, J. Bath, D. Willie, D. Geiger, « Drop impact reliability of edge-bonded lead free chip scale packages ». Microelectronics Reliability, Volume 49, Issue7, July2009, Pages 761-770.

DOI: 10.1016/j.microrel.2009.05.003

[3] Y. Gbati, « Caractérisation Mécanique des Packages Electroniques dans les Conditions de Fabrication et d'Usage ». PFE juin 2010 EMI Filière Génie mécanique option CPI Encadré par M. Agouzoul et O. Bendaou.

[4] X. He, ANSYS Tutorial, Department of Mechanical Engineering, University of Minnesota, Class material for short course for ANSYS (7. 0) in Mechanical Engineering Department , October (2003).

[5] JEDEC STANDARD, « Board level drop test Method of components for handheld Electronic products ». JESD22-B111, JEDEC solid state technology association, July 2003, pages 7-22.

DOI: 10.1109/ectc.2014.6897272

[6] P. Lall, S. Gupte, P. Choudhary, J. Suhling, « Solder-Joint Reliability in Electronics Under Shock and Vibration using Explicit Finite-Element Sub-modeling », Electronic Components and Technology Conference, pp.428-435, (2006).

DOI: 10.1109/ectc.2006.1645682

[7] P. Savalia, D. Baker, « Reliability of μPILR™ Packages under Shock Loading ». Tessera, Inc. 3099 Orchard Dr. San Jose CA 95134. Pages 1-6.

[8] T. Tee, J. Luan, and H. Shen Ng, « Development and Application of Innovational Drop Impact Modeling Techniques ». 2005 Electronic Components and Technology Conference. Pages 504-512.

DOI: 10.1109/ectc.2005.1441312

[9] E. H. Wong, Yiu-Wing Mai, Simon K. W. Seah, Kian-Meng Lim, and Thiam Beng Lim « Analytical Solutions for Interconnect Stress in Board Level Drop Impact » IEEE transactions on advanced packaging, (2007).

DOI: 10.1109/tadvp.2007.898599