The Study on Evolvable Electrical Circuit Design Based on FPGA

Abstract:

The traditional evolutionary algorithm needs a lot of storage and handling ability in embedded logic project. Candidate’s solutions through the population, rather than the probability of vector of save memory and bite string processing. Concise evolutionary algorithm (CEA) is a probability vector based evolutionary algorithm is proposed. This paper proposes a method of realizing the standard FPGA concise evolutionary algorithm with a few changes to improve search powers. A data flow and a block diagram design, this paper describes the show. Experimental results show that the requirements (logical block) need to implement, building processing speed and solution for the power evolvable hardware CEA.

• Periodical: Advanced Materials Research (Volumes 433-440)
• Pages: 5494-5499
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.433-440.5494
• Online since: January 2012
• Authors: Wen Wei Yu, Zhi Wen Chen
• Keywords: Electrical Circuit, Evoluationary Hardware, Field-Programmable Gate Array (FPGA)

References

[1] T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. lajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, and N. Oesu, Real-world applications of analog and digital Evolutionary Hardware, IEEE Trans. Evol. Comput., vol. 3, no. 3, pp.220-235, Sept. (1999).

DOI: 10.1109/4235.788492

[2] T. Oliveira, Evolutionary Algorithm Embeded on FPGA for Evolutionary Hardware, (in Portuguese), Eng. Thesis, Computer Engineering Program, Unicenp – Centro Universitario Positivo, Curitiba, (2007).

[3] G. Harik, F. Lobo, and D. Goldberg, The concise evolutionary algorithm, IEEE Trans. Evol. Comput., vol. 3, no. 4, pp.287-297, Nov. (1999).

DOI: 10.1109/4235.797971

[4] J. EAllagher, S. Vigraham, and G. Kramer, A family of concise evolutionary algorithms for intrinsic Evolutionary Hardware, IEEE Trans. Evol. Comput., vol. 8, no. 2, pp.111-126, Apr. (2004).

DOI: 10.1109/tevc.2003.820662

[5] G. Kramer, J. EAllagher, M. Raymer, On the Relative Efficacies of *cEA Variants for Intrinsic Evolutionary Hardware: Population, Mutation, and Random Immigrants", Proc. of the 2004 NASA/DoD Conference on Evolution Hardware (EH, 04), (2004).

DOI: 10.1109/eh.2004.1310834

[6] G. Kramer, J. EAllagher, Improvements to the *CEA Enabling Online Intrinsic Evolution in Concise EH Devices, Proc. of The 2003 NASA/Dod Conference on Evolutionary Hardware, (2003).

DOI: 10.1109/eh.2003.1217670

[7] Altera Corporation, http: /www. altera. com/, Nov. (2007).

[8] V. Pilla Jr., Low noise amplifier project design, (in Portuguese), Technical Report, Programa de p6s-graduacaoem engenharia eletrica, Universidade Federal do Parand, Brazil, (2006).

[9] V. Baroncini, 0. Gouveia Filho, Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model, Proc. of] 7th Symposium on Integrated Circuits and Systems Design, New York: ACM press, 2004. v. 1, pp.82-87, (2004).

DOI: 10.1145/1016568.1016596