A 8-Bit DAC Design in AMS 0.35 μm CMOS Process for High-Speed Communication Systems

Article Preview

Abstract:

DAC architecture that is designed in this research can be applied in high-speed communication systems. DAC architecture that is presented in this research is based on the R2R ladder method. The design requires three main components, namely switches, resistors, and op-amp. This method has been applied to the 8-bit DAC for high-speed communication system using AMS technology 0.35 μm CMOS process. Resistors that are used in R2R DAC is replaced by transistors, so that the size is smaller and easier layout in the manufacturing process. Mentor graphics software is used as a simulator of the design. DAC design with 8-bit resolution in this research can be applied to the speed up to 1000 Msps. In the way the design can be categorized as high-speed DAC that can be used in a communication system.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

178-183

Citation:

Online since:

January 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Min-Jung Kim, Hyuen-Hee Bae, Jin-Sik Yoon, and Seung-Hoon Lee, A 3 v 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems, Semiconductor Technology and Science, vol. 3, p.211–216, December (2003).

DOI: 10.1109/iscas.2003.1205702

Google Scholar

[2] Chi-Hung Lin, Klaas Bult. A 10-b, 500-MSample/s CMOS DAC in 0. 6 mm2, IEEE Solid-State Circuits, vol. 33, pp.1948-1958, December (1998).

DOI: 10.1109/4.735535

Google Scholar

[3] Taoufiq Bellamine, 8 Bit Current Steering DAC, May (2007).

Google Scholar

[4] Maxim, High-Speed ADCs, DACs, and AFEs. Maxim Integrated Products, Inc, September (2008).

Google Scholar

[5] Jurgen Deveugele, Michiel S. J. Steyaert, A 10-bit 250-MS/s Binary-Weighted Current-Steering DAC, IEEE Solid-State Circuits, vol. 41, p.320–329, February (2006).

DOI: 10.1109/jssc.2005.862342

Google Scholar

[6] Weining Ni, Xueyang Geng, Yin Shi, Foster Dai, A 12-bit 300 MHz CMOS DAC for High-speed System Applications, IEEE, p.1402–1405, (2006).

DOI: 10.1109/iscas.2006.1692857

Google Scholar

[7] Miquel Albiol, José Luis González, Eduard Alarcón, Improved Design Methodology for High-Speed High-Accuracy Current Steering D/A Converters, IEEE, (2003).

DOI: 10.1109/date.2003.1253679

Google Scholar

[8] Dominique GINHAC, Eri Prasetyo, Michel Paindavoine, Barth´el´emy Heyrman, Principles of A CMOS Sensor Dedicated To Face Tracking and Recognition, IEEE CAMP05 International Workshop on Computer Architecture for Machine Perception, (2005).

DOI: 10.1109/camp.2005.43

Google Scholar

[9] Eri Prasetyo Wibowo, Nur Huda, Desain Skematik, Layout, dan Simulasi dengan Menggunakan Perangkat Lunak Mentor Graphics. Depok: Gunadarma University, March (2007).

Google Scholar