A Novel R-2R Current-Mode DAC Used for Digital-Calibrated ADC

Xiao Feng Shen; Rong Bin Hu; Xi Chen

doi:10.4028/www.scientific.net/AMR.753-755.2479

Paper Titles

Research on LED Lighting Control Method for Railway Vehicle Carriage
p.2461

Use the Negative Feedback Theory in IC Design
p.2466

DLL-Based Receiver for High Speed Data Transmission
p.2471

A 1.25Gsps 0.35um SiGe BiCMOS Track and Hold Circuit
p.2475

A Novel R-2R Current-Mode DAC Used for Digital-Calibrated ADC
p.2479

A System Controller Designed for Bi-PAP Noninvasive Ventilator with an ARM MCU
p.2483

A Portable ECG Monitor with High Resolution Based on Cortex-M3
p.2489

Exploration of Humidity Data Acquisition System Based on Single Chip Microcomputer
p.2494

A Design of SIMD Core Based on PIM Technology
p.2498

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 753-755A Novel R-2R Current-Mode DAC Used for...

A Novel R-2R Current-Mode DAC Used for Digital-Calibrated ADC

Abstract:

In this paper, a kind of novel DAC architecture is proposed. Compared to the traditional DAC architecture, the proposed is a multistage one. In order to improve precision, we use a kind of feedback bias circuit, which can minimize the effect of the base currents. A 16-bit DAC transistor-level circuit is implemented in 0.18um SiGe process. The simulation results show that the DAC using the proposed architecture has higher resolution, and better static and dynamic performances than the traditional one.

You might also be interested in these eBooks

Materials Processing and Manufacturing III

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 753-755)

Pages:

2479-2482

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.753-755.2479

Citation:

Cite this paper

Online since:

August 2013

Authors:

Xiao Feng Shen*, Rong Bin Hu, Xi Chen

Keywords:

ADC, DAC, Feedback, R-2R Network

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Timmy Sundström and Atila Alvandpour, A 2. 5GS/s 30-mW 4 bit flash ADC in 90 nm CMOS, in NORCHIP, IEEE Custom Integrated Circuits Conf., Nov. 200.

DOI: 10.1109/norchp.2008.4738324

Google Scholar

[2] A. Boni, A. Pierazzi, and C. Morandi, A 10-b 185-MS/s Track-and-Hold in 0. 35-um CMOS, IEEE J. Solid-State Circuits, vol. 36, no. 2, pp.195-203, Feb. (2001).

DOI: 10.1109/4.902760

Google Scholar

[3] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge, U.K.: Cambridge University Press, (2004).

Google Scholar

[4] A. Abidi, Evolution of a software-deﬁned radio receiver's RF front-end, in RFIC Dig. Papers, San Francisco, CA, Jun. 2006, p.27–30.

Google Scholar

[5] D. Lee, J. Yoo, K. Choi, and J. Ghaznavi, Fat tree encoder design for ultrahigh speed flash A/D converters, Proc. IEEE 45th Midwest Symp. Circuits Systems, pp.87-90 , (2002).

DOI: 10.1109/mwscas.2002.1186804

Google Scholar