A Design of SIMD Core Based on PIM Technology

Abstract:

An exhaustive design to the micro-architecture of SIMD core based on PIM technology is made; meanwhile the system architecture is implemented completely by applying Verilog hardware description language, and is simulated by the simulation software Xilinx ISE, the verification of the functional correctness is obtained as well via the simulation waveform. As the result, it can be concluded that the bandwidth and the delay of data accessing can be increased and reduced respectively by making full use of PIM technology, and then the performance of the entire system can be greatly improved accordingly.

• Periodical: Advanced Materials Research (Volumes 753-755)
• Pages: 2498-2502
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.753-755.2498
• Online since: August 2013
• Authors: Guang Wang, Xiang Jun Li
• Keywords: PIM, Reconfigurable Bus, SIMD

References

[1] Li Meijing．Mordern Computer Architechture[M]．Beijing：Tsinghua University Press, 2009: 120-124.

[2] D. Patterson，T. Anderson，R. Fromm，K. Keeton，C. Kozyrakis，R. Thomas，K. Yelick. A Case for Intelligent RAM：IRAM [J]. IEEE Micro，1997，28（06）：211-214.

DOI: 10.1109/40.592312

[3] Kogge P M，Brockman J b，Freeh V W．PIM Architectures to Support Petaflops Level Computation in the HTMT Machine[C]，Proceedings of the 1999 International Workshop on Innovative Architecture．Washington DC：IEEE Computer Society，2000：35-44.

DOI: 10.1109/iwia.1999.898841

[4] Kang Y，Huang W，Seung-Moon Yoo，et al．FlexRAM：Toward an Advanced Intelligent Memory System[C]，ICCD'99．Washington DC：IEEE Computer Society，1999：192-201.

[5] Hall M，Kogge P，Koller J，et al．Mapping Irregular Applications to DIVA，a PIM-based Data-Intensive Architecture[C]，Supercomputing'99．NY：ACM，1999：57-57.

DOI: 10.1145/331532.331589

[6] Rangan K K，Pisolkar N，Abu-Ghazaleh N B，et al．PPIM-SIM：an Efficient Simulator for Parallel Processor in Memory[C]，Proceedings of the 34th Annual Simulation Symposium. Washington DC：IEEE Computer Society，2001：117-124.

DOI: 10.1109/simsym.2001.922123

[7] Jasionowski B J，Lay M K，Margala M．A Processor-In-Memory Architecture for Multimedia Compression[J]．IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15(4)：478-483.

DOI: 10.1109/tvlsi.2007.893672

[8] Jung-Yup Kang，Gupta S，Gaudiot J-L．An Efficient Data-Distribution Mechanism in a Processor-In-Memory (PIM) Architecture Applied to Motion Estimation[J]．IEEE Transactions on Computers，2008，57(3)：375-388.

DOI: 10.1109/tc.2007.70818

[9] Cha JC，Gupta S K．Matrix Inversion on a PIM (Processor-in-Memory)[C]，International Conference on Computer Science and Software Engineering．Washington DC：IEEE Computer Society，2008，3：419-422.