TDC Implementation Based on Internal Delay Module of FPGA

Article Preview

Abstract:

Currently the time to digital converter (TDC) integrated in FPGA performs time-to-digital conversion in the carry chain mode and inter-slot offset is caused to be severe by internal wiring in the FPGA. Based on the carry chain interpolation method, this paper proposes the method for using a delay module in FPGA to achieve accurate signal delay. By calculating the phase difference of multi-clock signal between two latch sampling points, the interval between two sampling points was obtained. Experimental results indicate a measurement accuracy of 78ps or 52ps can be reached by precisely collecting time through the delay module in FPGA. Compared to the carry chain interpolation method, this method is significantly advantageous in small inter-slot offset, stable performance and convenient design and can meet the requirement for time measurement or requirement by laser interferometer with a nm-level accuracy in nuclear physics.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 816-817)

Pages:

1063-1068

Citation:

Online since:

September 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Zhou WuLin, Yue YongJian. Pulsed Laser Ranging Based on the Interpolation Method of Time-to-Amplitude Conversion,J. Opto-Electronic Engineering, 2008, 35(7): 104-108.

Google Scholar

[2] Feng ZhiHUI, Liu EnHai, Yue YongJian. FPGA Delay-line Interpolation Method for Laser Range Finding,J. Opto-Electronic Engineering, 2010, 37(4): 53-59.

Google Scholar

[3] Jin Kyung-chan, Moon Myung-kook. TDC Module for Time-Of-Flight,C. IEEE Nuclear Science Symposium Conference Record, Honolulu: HI, Oct. 26-Nov. 3, 2007: l: 761—764.

DOI: 10.1109/nssmic.2007.4436440

Google Scholar

[4] Aloisio A, Branchini P, Cicalese R, et al. FPGA Implementation ofa High—Resolution Time-to-Digital Converter, IEEE Nuclear Science Symposium Conference Record, Honolulu. HI, Oct. 26-Nov. 3, 2007: l: 504—507.

DOI: 10.1109/nssmic.2007.4436379

Google Scholar

[5] Odoni A R. The flow management problem in air traffic control, C. Flow Control of Congested Networks. Berlin: Springer-Verlag, 1987: 269-298.

DOI: 10.1007/978-3-642-86726-2_17

Google Scholar

[6] Jinyutm Wu. An FPGA Wave Union TDC for Time-of-Flight Appllcations, C. In Proc. IEEE Nuclear Science Syrup. Conf. Ree. 2009: 299—304.

Google Scholar