An Optimization of Two-Steps Curing Profile to Eliminate Voids Formation in Underfill Epoxy for Hi-CTE Flip Chip Packaging

Zainudin Kornain; Azman Jalar; Rozaidi Rashid; Shahrum Abdullah

doi:10.4028/www.scientific.net/AMR.97-101.23

Paper Titles

Three-Point Bending Test Behaviour of a QFN Semiconductor Package
p.7

Structural and Optical Properties of Dy Doped ZnO Film Grown by RF Magnetic Sputter
p.11

The Progress of Fixed Abrasive Wire Saws in the Last Decade
p.15

Photocatalytic Analysis and Characterization of Zn₂SnO₄ Nanoparticles Synthesized via Hydrothermal Method with Na₂CO₃ Mineralizer
p.19

An Optimization of Two-Steps Curing Profile to Eliminate Voids Formation in Underfill Epoxy for Hi-CTE Flip Chip Packaging
p.23

The Crystal Structural Properties of Sputtered ZnO Films Containing Internal Stress
p.28

The Comparison Research of Two Working Electrodes in Electrochemical Reduction of Silicon Tetrachloride
p.32

Effect of Ca Content on Mechanical Properties of 4N Gold Wire for Quad Flat Nolead (QFN) Stacked Die Package
p.36

Characterization of 0.5 µm BiCMOS Gate Oxide Using Time Dependent Dielectric Breakdown Test
p.40

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 97-101An Optimization of Two-Steps Curing Profile to...

An Optimization of Two-Steps Curing Profile to Eliminate Voids Formation in Underfill Epoxy for Hi-CTE Flip Chip Packaging

Abstract:

Underfilling is the preferred process to reduce the impact of the thermal stress that results from the mismatch in the coefficient of thermal expansion (CTE) between the silicon chip and the substrate in Flip Chip Packaging. Voids formation in underfill is considered as failure in flip chip manufacturing process. Voids formation possibly caused by several factors such as poor soldering and flux residue during die attach process, voids entrapment due moisture contamination, dispense pattern process and setting up the curing process. This paper presents the optimization of two steps curing profile in order to reduce voids formation in underfill for Hi-CTE Flip Chip Ceramic Ball Grid Array Package (FC-CBGA). A C-Mode Scanning Aqoustic Microscopy (C-SAM) was used to scan the total count of voids after curing process. Statistic analysis was conducted to analyze the suitable curing profile in order to minimize or eliminate the voids formation. It was shown that the two steps curing profile provided solution for void elimination.