Design of a Three-Stage Amplifier with Single Miller Capacitor Feedforward Compensation

Lin Hai Cui; Xue Bin Lu; Yang Guang

doi:10.4028/www.scientific.net/AMR.981.111

Paper Titles

A Novel Strategy of Area Cost Estimation for Custom Instruction Based on FPGA Architecture
p.94

A Circuit Design for Portable Cooling and Heating System Based on STC89C52RC MCU
p.99

External Memory Interface Verification Based on VMM
p.103

Noise Analysis and Characterization of a CMOS Interface Circuit for Fluxgate Sensor
p.107

Design of a Three-Stage Amplifier with Single Miller Capacitor Feedforward Compensation
p.111

The Design of the Sinusoidal Signal Generator
p.116

A Sigma-Delta Modulator System Design with 2-2 Mash Structure
p.121

The Nonlinear Analysis of Readout Circuit for Microgyroscope
p.125

The Research of Noise Figure for EDFA Performance Impact
p.129

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 981Design of a Three-Stage Amplifier with Single...

Design of a Three-Stage Amplifier with Single Miller Capacitor Feedforward Compensation

Abstract:

An efficient three-stage amplifier with a new compensation method called single Miller capacitor feedforward compensation (SMFFC) which is suitable for large capacitive load applications are introduced in this paper. The overall layout area of the amplifier can be significantly reduced without influencing their stability by using a single Miller compensation capacitor in a three-stage amplifier. Pole-splitting and feedforward techniques are effectively combined in this compensation method to achieve a better performance.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 981)

Pages:

111-115

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.981.111

Citation:

Cite this paper

Online since:

July 2014

Authors:

Lin Hai Cui*, Xue Bin Lu, Yang Guang

Keywords:

Frequency Compensation, Multi-Stage Amplifier, Single Miller Capacitor Feedforward Compensation

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure, IEEE Journal of Solid-State Circuits, 27 (1992), 1709-1717.

DOI: 10.1109/4.173096

Google Scholar

[2] H. T. Ng, R. M. Ziazadeh, and D. J. Allstot, A multistage amplifier Technique with embedded frequency compensation, IEEE Journal of Solid-State Circuits, 34(1999), 339–347.

DOI: 10.1109/4.748185

Google Scholar

[3] X. Fan, C. Mishra, and E. Sánchez-Sinencio, Single Miller capacitor compensated multistage amplifiers for large capacitive load applications, in Proc. IEEE International Symposium on Circuits and Systems, Vancouver, Canada, 2004, 493-496.

DOI: 10.1109/iscas.2004.1328239

Google Scholar

[4] J. H. Huijsing, Multi-stage amplifier with capacitive nesting for frequency compensation, U.S. Patent Appl. Ser. 602234, filed Apr. 19 (1984).

Google Scholar

[5] Philip K. T, Analysis of Multistage Amplifier Frequency Compensation, IEEE Transactions on Circuits and Systems I: 48(2001), 1-56.

Google Scholar

[6] Leung K N , Mok P K T. Analysis of Multistage Amplifier Frequency Compensation [J ]. IEEE Trans Circuit Syst I, 48(2001), 1041.

DOI: 10.1109/81.948432

Google Scholar

[7] B. K. Ahuja, An improved frequency compensation technique for CMOS operational amplifiers, IEEE Journal of Solid-State Circuits, vol. SC-18, 6(1983), 629–633.

DOI: 10.1109/jssc.1983.1052012

Google Scholar

[8] K. N. Leung and P. K. T. Mok, Nested Miller compensation in low-power CMOS design, IEEE Trans. Circuits Syst. II, 48(2001), 388–394.

DOI: 10.1109/82.933799

Google Scholar