External Memory Interface Verification Based on VMM

Abstract:

With the growth of the scale of SoC, function verification becomes more and more complicated. Traditional functional verification method is confronted with some challenges. This paper achieves coverage-driven, constrained-randomization and assertion verification methodology based on SystemVerilog and VMM, to build verification platform by taking example of EMI (external memory interface). As result of verification, we can monitor coverage, control the platform, optimize testbench and testcase, finish function coverage 100%. These applications can simplify complex function verification, improve the platform reuse, and meet the needs of chip verification.

• Periodical: Advanced Materials Research (Volume 981)
• Pages: 103-106
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.981.103
• Online since: July 2014
• Authors: Rui Xu*, Zhan Peng Jiang, Chang Chun Dong, Xue Bin Lu
• Keywords: Coverage, EMI, SystemVerilog VMM, Transaction, Verification

References

[1] Janick Bergeron, Eduard Cerny, Alan Hunter, et al. Verification Methodology Manual for System Verilog[M]. Springer: (2006).

[2] Ben Cohen, Srinivasan Venkataramanan, Ajeetha Kumari. SystemVerilog Testbench by Example[C], SNUG, San Jose: VhdlCohen Publishing, (2006).

[3] Kausik Datta, P P Das, Assertion Based Verification Using HDVL[C], the 17th International Conference on VLSI Design, Austin Texas: VLSI, (2004).

DOI: 10.1109/icvd.2004.1260943

[4] Rui Xu, Zhanpeng Jiang. Design of a 6502-compatibable microprocessor. Applied Mechanics and Materials Vols. 380-384(2013) pp.3279-3282.

DOI: 10.4028/www.scientific.net/amm.380-384.3279