Preparation of Multilayer Barium Titanate PTC Thermistor with Low Room Temperature Resistance

Article Preview

Abstract:

Chip-type PTC thermistors with multilayer stacked structure have been fabricated by bonding sintered ceramic chips with internal electrodes to offer low resistance at room temperature and correspondence to surface mounted technology. The resistance-temperature characteristics of multiplayer stacked PTC thermistors made up of different numbers (N = 1, 3, 5) of layers were experimentally investigated (the typical size of each layer was 10 mm × 7.0 mm × 0.38 mm). The selection and extraction of additives in roll-forming process were also discussed. This resulted in a crack-free multiplayer stacked PTC thermistor.

You might also be interested in these eBooks

Info:

Periodical:

Key Engineering Materials (Volumes 280-283)

Pages:

1921-1924

Citation:

Online since:

February 2007

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2005 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] E. Andrich: Philips Tech. Rev. Vol. 30 (1969), p.170.

Google Scholar

[2] B. Robert: Ceram. Ind. Vol. 147 (1997), p.2889.

Google Scholar

[3] H. Okinaka and T. Hata: Am. Ceram. Soc. Bull. Vol. 74 (1995), p.62.

Google Scholar

[4] K.P. Jayadevan and T.Y. Tseng: J. Mater. Sci. Mater. Electron. Vol. 13 (2002), p.439.

Google Scholar

[5] J.L. Ma and Y. F. Qu: J. Tinajin Institute of Urban Construction Vol. 4.

Google Scholar

[4] (1998), p.82.

Google Scholar

[6] B.V. Hiremath, R.E. Newnham and A. Amin: Ferroelectrics Lett. Vol. 8 (1987), p.1.

Google Scholar

[7] Q.L. Xue: Jiangsu Ceram. (China) Vol. 29 (1996), p.27.

Google Scholar

[8] R.E. Newnham and G.R. Ruschau: Am. Ceram. Soc. Bull. Vol. 75 (1996), p.51.

Google Scholar

[9] A. Kanda, S. Tashiro and H. Igarashi: Jpn. J. Appl. Phys. Vol. 33 (1994), p.5341.

Google Scholar

[10] S. Tashiro, J. Arakawa and H. Igarashi: Jpn. J. Appl. Phys. Vol. 31 (1992), p.3102.

Google Scholar