Preparation of Multilayer Barium Titanate PTC Thermistor with Low Room Temperature Resistance

Abstract:

Article Preview

Chip-type PTC thermistors with multilayer stacked structure have been fabricated by bonding sintered ceramic chips with internal electrodes to offer low resistance at room temperature and correspondence to surface mounted technology. The resistance-temperature characteristics of multiplayer stacked PTC thermistors made up of different numbers (N = 1, 3, 5) of layers were experimentally investigated (the typical size of each layer was 10 mm × 7.0 mm × 0.38 mm). The selection and extraction of additives in roll-forming process were also discussed. This resulted in a crack-free multiplayer stacked PTC thermistor.

Info:

Periodical:

Key Engineering Materials (Volumes 280-283)

Edited by:

Wei Pan, Jianghong Gong, Chang-Chun Ge and Jing-Feng Li

Pages:

1921-1924

Citation:

D. X. Zhou et al., "Preparation of Multilayer Barium Titanate PTC Thermistor with Low Room Temperature Resistance", Key Engineering Materials, Vols. 280-283, pp. 1921-1924, 2005

Online since:

February 2007

Export:

Price:

$38.00

[1] E. Andrich: Philips Tech. Rev. Vol. 30 (1969), p.170.

[2] B. Robert: Ceram. Ind. Vol. 147 (1997), p.2889.

[3] H. Okinaka and T. Hata: Am. Ceram. Soc. Bull. Vol. 74 (1995), p.62.

[4] K.P. Jayadevan and T.Y. Tseng: J. Mater. Sci. Mater. Electron. Vol. 13 (2002), p.439.

[5] J.L. Ma and Y. F. Qu: J. Tinajin Institute of Urban Construction Vol. 4.

[4] (1998), p.82.

[6] B.V. Hiremath, R.E. Newnham and A. Amin: Ferroelectrics Lett. Vol. 8 (1987), p.1.

[7] Q.L. Xue: Jiangsu Ceram. (China) Vol. 29 (1996), p.27.

[8] R.E. Newnham and G.R. Ruschau: Am. Ceram. Soc. Bull. Vol. 75 (1996), p.51.

[9] A. Kanda, S. Tashiro and H. Igarashi: Jpn. J. Appl. Phys. Vol. 33 (1994), p.5341.

[10] S. Tashiro, J. Arakawa and H. Igarashi: Jpn. J. Appl. Phys. Vol. 31 (1992), p.3102.