Failure Mechanisms and Lifetime Simulation Method for Nano Scale CMOS Device

Article Preview

Abstract:

In nano scale, the degradation failure mechanism for CMOS device such as hot-carrier injection, breakdown of thin oxides, electro-migration and NBTI (Negative Bias Temperature Instability) induced damage become a major reliability concern. Physics-of-Failure method is used in lifetime prediction of nano scale CMOS, which integrates loading condition, package, geometry and material with time-to-failure. Common lifetime models for these mechanisms are described and a method to estimate lifetime of nano-scale CMOS device, with simulation based on Physics-of-Failure. Through Failure Mode, Mechanism and Effect Analysis, failure mechanism and lifetime models are clarified and selected, as well as structure, material, processing parameters and environment conditions. Stress analysis, which includes electrical stress by EDA and thermal analysis by FEA (Finite Element Analysis) are carried out to acquire parameters in lifetime model. Damage accumulation algorism and competing theory are utilized to predict lifetime of the device. This method will help CMOS device design engineers better understand the failure mechanisms in nano-scale and take design-for-reliability measures.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

740-744

Citation:

Online since:

June 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Jeng S, Lu J, and Wang k. A IEEE Transactions on Reliability. Vol. 56, No. 3, (2007), p.401.

Google Scholar

[2] Ribes G, Rafik M, Roy D. Microelectronic Engineering Vol. 456, (2007), p. (1910).

Google Scholar

[3] Wunderle B, Michel B. Microelectronics Reliability. No. 46, (2006), p.1685.

Google Scholar

[4] Wunderle B, Michel B. Microsystem Technologies. Vol. 15, No. 6, (2009), p.799.

Google Scholar

[5] Y. Liu, A. Sadat, J. S. Yuan. IEEE Trans. Device and Materials Reliability. Vol. 5, No. 2, (2005), p.282.

Google Scholar

[6] W. Lin, T. Wu, Y. Tsai, L. Du, Y. King. IEEE Trans. Electron Devices. Vol. 52, No. 7, (2005), p.1478.

Google Scholar

[7] S. Bae, S.J. Kim, W. Kuo, P. Kvam . IEEE Trans. Reliability. Vol. 56, No. 3, (2007), p.392.

Google Scholar

[8] G. Sivalingam,G. Madras. Ind. Eng. Chem. Res., Vol. 47, No. 7, (2008), p.2182.

Google Scholar

[9] P. Lall, S. Islam, J. Suhling ,G. Tian. Nano-Underfills for High-Reliability Applications in Extreme Environments. Electronic Components and Technology Conference 2005, p.212.

DOI: 10.1109/ectc.2005.1441269

Google Scholar

[10] R. Ritchie, C. Muhlstein ,R. Nalla. Failure by Fracture and Fatigue in Nano and Biomaterials. ATEM03, JSME-MMD, 2003, p.10.

Google Scholar

[11] White M, Bernstein J. Microelectronics Reliability: Physics-of-Failure Based Modeling and Lifetime Evaluation. National Aeronautics and Space Administration report. (2008).

Google Scholar

[12] J. B. Lai, et al. A Study of Bimodal Distributions of time-to-Failure of Copper via Electromigration. International Symposium on VLSI Technology, Systems, and Applications, 2001, p.271.

DOI: 10.1109/vtsa.2001.934537

Google Scholar

[13] White M. Scaled CMOS Technology Reliability Users Guide. National Aeronautics and Space Administration report. (2010).

Google Scholar

[14] Steve S, Chung S Chen J, Lo D. Interface Characterization Methodology for Nano-CMOS Reliability Process and Device Reliability Monitors. Proceedings of IOth IPFA 2003, Singapore, 2003, p.127.

DOI: 10.1109/ipfa.2003.1222752

Google Scholar