Suppress Short Channel Effects on Split Channel-Cylindrical GAA TFET Using Buried Oxide Layer

Abstract:

The idea of a buried oxide layer (BOx) in a split channel Gate All Around-Tunnel Field Effect Transistor (GAA-TFET) was investigated in this paper. This work examined the impact of buried oxide layer on the device's performance. With the BOx layer present and channel length of 20nm, the channel area of the TFET device investigated in this study is divided equally on the same side. The doping concentration has been transferred to the split channel on the drain side. The device’s performance was examined using numerical simulation utilizing simulation software of CAD devices. The final results which incorporate the buried oxide layer were being compared to the uniform split channel GAA-TFET. The parameters like ON current (Ion),OFF current (Ioff), subthreshold swing (SS) and electric-field (E) intensity are observed and compared with silicon (Si) based GAA-TFET and Indium phosphide (InP) based GAA-TFET. It is found that InP based GAA-TFET with buried oxide layer is more advanced device design than the others with Ion and Ioff of 3.02 x 10^-05 A/um and 2.09 x 10^-22 A/um, respectively.

• Periodical: Key Engineering Materials (Volume 934)
• Pages: 15-22
• DOI: https://doi.org/10.4028/p-i221xc
• Online since: November 2022
• Authors: Pratiksha Dhake, Jyotirmoy Ghosh, Mayuresh Joshi, Ribu Mathew, Ankur Beohar*
• Keywords: Buried Oxide Layer (BOx), InP Based TFET, TFET, Uniform Doping (UD)

References

[1] A Beohar, S.K. Vishvakarma , Performance enhancement of asymmetrical underlap 3D-cylindrical GAA-TFET with low spacer width,, IET Micro & Nano Letters, 2016, Vol. 11, Iss. 8, pp.443-445.

DOI: 10.1049/mnl.2016.0202

[2] A. C. Seabaugh and Q. Zhang, Low-voltage tunnel transistors for beyond CMOS logic,, Proc. IEEE, vol. 98, no. 12, p.2095–2110, Dec. (2010).

DOI: 10.1109/jproc.2010.2070470

[3] S. O. Koswatta, M. S. Lundstrom, and D. E. Nikonov, Performance comparison between p-i-n tunneling transistors and conventional MOSFETs,, IEEE Trans. Electron Devices, Vol. 56, No. 3, p.456– 465, Mar. (2009).

DOI: 10.1109/ted.2008.2011934

[4] Q. Zhang, W. Zhao, A. Seabaugh, Low-subthreshold-swing tunnel transistors. IEEE Electron Device Lett. 27(4), 297–300 (2006).

DOI: 10.1109/led.2006.871855

[5] S.Tiwari, A.Dutt, M.Joshi, P.Nigam, R.Mathew and A. Beohar: In-silico Investigation of Cyl. Gate all Around (GAA) Tunnel Field Effect Transistor (TFET) Biosensor,, IOP: Materials Science and Engineering (ICMSMT2021),Coimbatore April (2021).

DOI: 10.1088/1757-899x/1166/1/012045

[6] A.Dutt, S.Tiwari, M.Joshi, P.Nigam, R.Mathew and A. Beohar: On-chip Analysis of Etched Drain based Cyl. GAA TFET with Elevated Density Strip,, IOP:Materials Science and Engineering (ICMSMT 2021), Coimbatore,April (2021).

DOI: 10.1088/1757-899x/1166/1/012044

[7] Tiwari Sanjana, Arya Dutt, Mayuresh Joshi, Prakhar Nigam, Ribu Mathew, and Ankur Beohar. An investigation of a suppressed-drain cylindrical gate-all-around retrograde-doped heterospacer steep-density-film tunneling field-effect transistor., Journal of Computational Electronics 20, no. 5 (2021): 1702-1710.

DOI: 10.1007/s10825-021-01741-4

[8] A. Asenov, Simulation of statistical variability in nano MOSFETs,, in VLSI Symp. Tech. Dig., Jun. 2007, p.86–87.

[9] N. Damrongplasit, C. Shin, S.H. Kim, R.A. Vega, T.J.K. Liu, Study of random dopant fluctuation effects in germanium-source tunnel FETs. IEEE Trans. Electron Devices 58(10), 3541–3548 (2011).

DOI: 10.1109/ted.2011.2161990

[10] L. Sturm-Rogon, K. Neumeier, and C. Kutter Low-Noise Si-JFETs Enhanced by Split channel Concept,, IEEE Transactions on Electron Devices, Volume-67, Issue-11, Nov-(2020).

DOI: 10.1109/ted.2020.3026661

[11] A. Beohar, N. Yadav, A. P. Shah, S. K. Vishwakarma, Analog/RF characteristics of a 3D Cyl. Underlap GAA-TFET based on a Ge-Source using fringing field engineering for low power applications,, Journal of Computational Electronics, Springer, Volume-17, Dec-(2018).

DOI: 10.1007/s10825-018-1222-9

[12] A. Beohar, N. Yadav, and S. K. Vishvakarma, Analysis of Trap Assisted Tunneling in Asymmetrical Underlap 3D-Cylindrical GAA-TFET based on Hetero-Spacer Engineering for Improved Device Reliability,, IET Micro & Nano Letters, vol. 12, no. 12, Dec. 2017, pp.982-986 (SCI, Impact factor: 0.97).

DOI: 10.1049/mnl.2017.0311

[13] K. Boukart. W. Riess, and A. M. Ionescu, Double-gate tunnel FET with high-K gate dielectric,, IEEE Trans. Electron Devices, vol. 54 no. 7, pp.1725-1733, Jul.(2007).

DOI: 10.1109/ted.2007.899389

[14] A. S. Verhulst, W.G. Vandenberghe, K. Maex, S. De Gendt, M. M. Heyns and G. Groeseneken, Complementary silicon-based hetrostructures tunnel-FET with high tunnel rates,, IEEE Electron Device Lett., vol. 29, no. 12, pp.1398-1401, Dec. (2008).

DOI: 10.1109/led.2008.2007599

[15] K. Boucart, W. Riess and A. M. Ionescu, Lateral strain profile as key technology booster for all silicon Tunnel FETs,, IEEE Electron Device Lett., vol. 30, no. 6, pp.656-658, Jun. (2009).

DOI: 10.1109/led.2009.2018127

[16] M. Joshi, A. Dutt, S. Tiwari, P. Nigam, A. Beohar and R. Mathew, Impact of Channel Splitting on Gate All Around Tunnel Field Effect Transistor (GAA-TFET),, 2021 Devices for Integrated Circuit (DevIC), 2021, pp.1-5,.

DOI: 10.1109/devic50843.2021.9455931

[17] Vandooren A, Leonelli D, Rooyackers R et al.Impact of process and geometrical parameters on the electrical characteristics of vertical nanowire silicon n-TFETs,, Solid-State Electronics, Volume 72, (2012).

DOI: 10.1016/j.sse.2011.12.008

[18] Jeon K Si tunnel transistors with a novel silicided source and 46mV/dec swing, 2010 Symposium on VLSI Technology, Honolulu, 2010, pp.121-122.

DOI: 10.1109/vlsit.2010.5556195

[19] Walke A & Vandooren A, Rooyackers, et al. (2014) Fabrication and Analysis of a Si/Si0.55Ge0.45 Heterojunction Line Tunnel FET, IEEE Transactions on Electron Devices.

[20] Huang Q et al., A novel Si tunnel FET with 36mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration, 2012 International Electron Devices Meeting, San Francisco, CA, 2012, p.8.5.1-8.5.4.

DOI: 10.1109/iedm.2012.6479005