Suppression of Short Channel Effects for a SiC MOSFET Based on the S-MOS Cell Concept

Article Preview

Abstract:

This paper investigates the short channel effects (SCE) of the recently proposed Singular Point Source MOS (S-MOS) SiC MOSFET. The study was carried out using 2D and 3D TCAD simulations for a planar, trench and S-MOS 1200V SiC MOSFETs for the IV output characteristics up to 1200V and under short circuit transient conditions. The S-MOS device shows no SCE up to the rated voltage when compared to reference planar and trench devices which exhibit strong SCE. This is due to the appropriate P++ protection of the N++ source and the electric field shielding due to the narrow mesa dimensions between orthogonal trenches where the channel is located.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

83-89

Citation:

Online since:

May 2023

Export:

Share:

Citation:

* - Corresponding Author

[1] M.T. Rahimo, "Performance evaluation and expected challenges of Silicon Carbide power MOSFETs for high voltage applications" Mat. Science Forum, Vol. 897, pp.649-654, May 2017.

DOI: 10.4028/www.scientific.net/msf.897.649

Google Scholar

[2] T. Basler et al., Proc. PCIM Europe, Nuremberg, Germany, vol. 18, no. 455, June 2018, p.313–315.

Google Scholar

[3] Weijiang Ni et al., IEEE Trans. On Electron Devices, Vol. 67, No. 3, March 2020, p.1071–1076.

Google Scholar

[4] M.T. Rahimo, et al., "Advanced 1200V SiC MOSFET based on Singular Point Source MOS (S-MOS) Technology" Materials Science Forum, Vol. 1062, 2022, p.539–543.

DOI: 10.4028/p-u88313

Google Scholar