GaN MOS Structures with Low Interface Trap Density

Article Preview

Abstract:

GaN based electronic devices have gained great success in the arena of high-frequency and high-power applications. A high-quality GaN MOS structure has the potential to enable new device designs and higher device performance, thereby bringing the success of GaN electronics to a new level. This paper discusses results of the work on GaN MOS structures show that with adequate surface preparation samples featuring interface trap density down to the ~ 1010 eV-1cm-2 range can be formed.

You might also be interested in these eBooks

Info:

Periodical:

Solid State Phenomena (Volume 314)

Pages:

79-83

Citation:

Online since:

February 2021

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2021 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Uemoto Y, Hikita M, Ueno H, Matsuo H, Ishida H, Yanagihara M, Ueda T, Tanaka T, Ueda D. Gate injection transistor (GIT)—A normally-off AlGaN/GaN power transistor using conductivity modulation. IEEE Transactions on Electron Devices. 2007 Nov 27;54(12):3393-9.

DOI: 10.1109/ted.2007.908601

Google Scholar

[2] Chu R, Hughes B, Chen M, Brown D, Li R, Khalil S, Zehnder D, Chen S, Williams A, Garrido A, Musni M. Normally-off GaN-on-Si transistors enabling nanosecond power switching at one kilowatt. In71st Device Research Conference 2013 Jun 23 (pp.199-200). IEEE.

DOI: 10.1109/drc.2013.6633862

Google Scholar

[3] Nakazawa S, Shih HA, Tsurumi N, Anda Y, Hatsuda T, Ueda T, Nozaki M, Yamada T, Hosoi T, Shimura T, Watanabe H. Fast switching performance by 20 A/730 V AlGaN/GaN MIS-HFET using AlON gate insulator. In2017 IEEE International Electron Devices Meeting (IEDM) 2017 Dec 2 (pp.25-1) IEEE.

DOI: 10.1109/iedm.2017.8268455

Google Scholar

[4] Han S-W, Song J, Rumsey J, Leach J, Chu R. Atomic Layer Deposited AlOxNy dielectric on a-plane GaN with Low Interface Trap Density up to 250 °C to be submitted, (2020).

Google Scholar

[5] Song J, Han S-W, Luo H, Rumsey J, Leach J, Chu R. Low Interface Trap Density MOS Structure on a- and m-plane GaN" to be submitted, (2020).

Google Scholar

[6] Hanser D, Liu L, Preble EA, Udwary K, Paskova T, Evans KR. Fabrication and characterization of native non-polar GaN substrates. Journal of crystal growth. 2008 Aug 15;310(17):3953-6.

DOI: 10.1016/j.jcrysgro.2008.06.029

Google Scholar

[7] Diale M, Auret FD, Van der Berg NG, Odendaal RQ, Roos WD. Analysis of GaN cleaning procedures. Applied surface science. 2005 Jun 15;246(1-3):279-89.

DOI: 10.1016/j.apsusc.2004.11.024

Google Scholar

[8] Yu F, Yao S, Römer F, Witzigmann B, Schimpke T, Strassburg M, Bakin A, Schumacher HW, Peiner E, Wasisto HS, Waag A. GaN nanowire arrays with nonpolar sidewalls for vertically integrated field-effect transistors. Nanotechnology. 2017 Jan 31;28(9):095206.

DOI: 10.1088/1361-6528/aa57b6

Google Scholar