Fine Edge and Bevel Film Cut Accuracy by a Novel and High Precision Wafer Centering System

Abstract:

As more and more wafer dies are produced at the edge of the wafer, wafer edge cleaning and etching has become increasingly important in the manufacturing process of complex thin film laminated integrated circuits. If the edge cut accuracy is not well controlled, the effective removal of film and contaminants will not be achieved. In this paper, we propose a fine edge cut control process with a novel and high precision wafer centering method. A high precision wafer centering system for determining and correcting the position of a wafer on its chuck so as to ensure the uniformity of the width of the wafer edge etched. A fine edge cut profile is beneficial for subsequent film growth, and excellent cleaning capability can prevent buildup of flakes and defects on the bevel. All the above advantages contribute to the improvement of wafer edge yield in the future of chip manufacturing.

• Periodical: Solid State Phenomena (Volume 346)
• Pages: 222-227
• DOI: https://doi.org/10.4028/p-mj84Mu
• Online since: August 2023
• Authors: Fu Ping Chen*, Wei Zhang, Fu Jin Jia, Kai Xuan Wu, Wen Jun Wang, Xiao Yan Zhang, David H. Wang, Jian Wang, Jane Wang, Harry Han, Sally Ann Henry, She Na Jia
• Keywords: Bevel Cleaning, Cut Accuracy, Excellent Cleaning Capability, Fine Cut Edge, Novel High Precision Wafer Centering System

References

[1] Fine Edge and Bevel Film Stripping Process by Novel Wet Cleaning Tool beyond 45nm Node, edited by Yoshihiro Ogawa et al. 1-4244-1142-4/07 ©2007 IEEE.

DOI: 10.1109/issm.2007.4446885

[2] Tsultrim Tharchin et al.: Yield Enhancement Due to Addition of Bevel Cleans at Middle of Line(MOL) Zone. UCPSS (2018).

DOI: 10.4028/www.scientific.net/ssp.282.329

[3] Backside and bevel contamination removal, edited by Pascal Besson et al. UCPSS (2015), Solid State Phenomena Vol 219 (2015) pp.272-275.

DOI: 10.4028/www.scientific.net/ssp.219.272

[4] Bevel Rinse Optimization for Reduced Edge Defectivity and Improved Edge Yield, edited by Mary Claire Silvestre et al. 978-1-5090-0270-2/16 ©2016 IEEE.

DOI: 10.1109/asmc.2016.7491136

[5] Cleaning Technology for Advanced Devices beyond 20 nm Node, edited by Yoshihiro Ogawa. UCPSS(2013), Solid State Phenomena Vol 195 (2013) pp.7-12.

DOI: 10.4028/www.scientific.net/ssp.195.7

[6] Cleaning of wafer edge, bevel and back-side with a torus-shaped capacitively coupled plasma, edited by Buil Jeon et al. 0963-0252/02/040520+05 © 2002 IOP.

DOI: 10.1088/0963-0252/11/4/319