Complementary Pass-Transistor Adiabatic Logic Using Dual Threshold CMOS Techniques

Bin Bin Lu; Jian Ping Hu

doi:10.4028/www.scientific.net/AMM.39.55

Paper Titles

Improved Multi-Scale Retinex Approaches for Color Image Enhancement
p.32

Analysis on the Internet Addiction and Anti-Obsession Software
p.38

Preparation and Hydrophobic Processing of Aluminum-Doped Zinc Oxide Films
p.44

Fuzzy Control and Co-Simulation of Automobile Semi-Active Suspension System Based on SIMPACK and MATLAB
p.50

Complementary Pass-Transistor Adiabatic Logic Using Dual Threshold CMOS Techniques
p.55

Active Vibration Control of Smart Structure Based on Alternate Driving SMA Actuators
p.61

Analysis and Design of a FBG Intelligent Flexible Structure Based on Orthogonal Curvatures
p.67

Leakage Reduction of P-Type Logic Circuits Using Pass-Transistor Adiabatic Logic with PMOS Pull-up Configuration
p.73

Structural Characteristics and Photocatalytic Capabilities of Visible-Light Enabled Columnar TiO₂ Films
p.79

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 39Complementary Pass-Transistor Adiabatic Logic...

Complementary Pass-Transistor Adiabatic Logic Using Dual Threshold CMOS Techniques

Abstract:

With rapid technology scaling down, the energy dissipation of nanometer CMOS circuits is becoming a major concern, because of the increasing sub-threshold leakage in nanometer CMOS processes. This paper introduces a dual threshold CMOS (DTCMOS) technique for CPAL (complementary pass-transistor adiabatic logic) circuits to reduce sub-threshold leakage dissipations. The method to size the transistors of the dual-threshold CPAL gates is also discussed. A full adder using dual-threshold CPAL circuits is realized using 45nm BSIM4 CMOS model. HSPICE simulation results show that leakage dissipations of the CPAL full adder with DTCMOS techniques are reduced compared with the basic CPAL one.