Design and Simulation of Low-Power Multistage Amplifiers

Abstract:

This paper presents a low-power multistage amplifier with a novel capacitor-multiplier frequency compensation (CMFC) technique. The proposed compensation strategy can allow the circuit to occupy less silicon area and to drive large capacitive loads more effectively. Moreover, smaller physical capacitance results in higher gain-bandwidth product (GBW) and improved transient responses. Furthermore, the capacitor multiplier stage (CMS) embedded in CMFC creates a left-half plane (LHP) zero, which boosts the phase margin and enhances the stability of the amplifier. Implemented in a commercial 0.5-μm CMOS technology and driving 500pF capacitive load, a three-stage CMFC amplifier achieves over 120dB gain, 1.699MHz GBW and 1.625V/μS average slew rate, while only dissipating 330μW under 3.3V supply.

• Periodical: Advanced Materials Research (Volumes 378-379)
• Pages: 655-658
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.378-379.655
• Online since: October 2011
• Authors: Ming Yuan Ren
• Keywords: Capacitor-Multiplier Frequency Compensation, Low Power, Multistage Amplifier

References

[1] R. Eschanizier, L. Kerklaan, and J. Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested miller compensation structure," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp.1709-1717, Dec. 1992.

DOI: 10.1109/4.173096

[2] R. Eschanizier and J. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifier. Kluwer Academic Publishers, 1995.

[3] R. Mita, G. Palumbo, and S. Pennisi, "Design guidelines for reversed nested miller compensation in three-stage amplifiers," IEEE Trans. Circuits Syst. II, vol. 50, no. 5, pp.227-233, May 2003.

DOI: 10.1109/tcsii.2003.811437

[4] K. P. Ho, C. F. Chan, C. S. Choy, and K. P. Pun, "Reversed nested miller compensation with voltage buffer and nulling resistor," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp.1735-1738, Oct. 2003.

DOI: 10.1109/jssc.2003.817598

[5] G. Gielen, P. Wambacq, and W. Sansen, "Symbolic analysis methods and applications for analog circuits: A tutorial overview," Proc. of the IEEE, vol. 82, no. 2, pp.287-304, Feb. 1994.

DOI: 10.1109/5.265355

[6] P. K. Chan and Y C. Chen, "Gain enhanced feedforward compensation technique for pole-zero cancellation at heavy capacitive load," IEEE Trans. Circuits Syst., no. 50, pp.933-941, Dec. 2003.

DOI: 10.1109/tcsii.2003.820258

[7] H. Lee and P. K. T. Mok, "Active-feedback frequency-compensation technique for low-power multistage amplifiers," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp.511-520, Mar. 2003.

DOI: 10.1109/jssc.2002.808326

[8] H. Lee, K. N. Leung, and P. K. T. Mok, "A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp.1739-1744, Oct. 2003.

DOI: 10.1109/jssc.2003.817597