Design and Simulation of Low-Power Multistage Amplifiers

Abstract:

Article Preview

This paper presents a low-power multistage amplifier with a novel capacitor-multiplier frequency compensation (CMFC) technique. The proposed compensation strategy can allow the circuit to occupy less silicon area and to drive large capacitive loads more effectively. Moreover, smaller physical capacitance results in higher gain-bandwidth product (GBW) and improved transient responses. Furthermore, the capacitor multiplier stage (CMS) embedded in CMFC creates a left-half plane (LHP) zero, which boosts the phase margin and enhances the stability of the amplifier. Implemented in a commercial 0.5-μm CMOS technology and driving 500pF capacitive load, a three-stage CMFC amplifier achieves over 120dB gain, 1.699MHz GBW and 1.625V/μS average slew rate, while only dissipating 330μW under 3.3V supply.

Info:

Periodical:

Advanced Materials Research (Volumes 378-379)

Edited by:

Brendan Gan, Yu Gan and Y. Yu

Pages:

655-658

DOI:

10.4028/www.scientific.net/AMR.378-379.655

Citation:

M. Y. Ren "Design and Simulation of Low-Power Multistage Amplifiers", Advanced Materials Research, Vols. 378-379, pp. 655-658, 2012

Online since:

October 2011

Authors:

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.