Fabrication and Characterization of Graphene Field Effect Transistor: Study of Interfacial Effects for Device Reliability

Abstract:

In the present work, we report fabrication and electrical characterization of a back gated graphene field effect transistor (GFET). We have focused our study on the interfacial effect (graphene/SiO₂) on the performance of the device. Hysteresis was observed in the drain conductance when measured with respect to dual gate sweep voltage, which increases with increasing sweeping voltage range. The conductance was observed to increase with increase in temperature but there was no reduction in the hysteresis. This proved that temperature annealing could improve the channel conductivity but not the interfacial effects. Further, a metal oxide semiconductor (MOS) device was fabricated with SLG inserted in between the metal and oxide layer and its capacitance-voltage (C-V) characteristics were studied. A small series capacitance (2.1 nF) was observed to be existing in series with the oxide capacitance (4.5 nF) which was attributed to the trap states at the interface of graphene and SiO_2­ layer. Also, the flat band voltage was not affected by the incorporation of graphene layer in the MOS device indicating no change in the work function of the metal gate (Cr/Au). This is an advantageous situation where graphene does not alter its work function also being impermeable, restricts the diffusion of metal particles through the SiO₂.

• Periodical: Journal of Nano Research (Volume 36)
• Pages: 8-15
• DOI: https://doi.org/10.4028/www.scientific.net/JNanoR.36.8
• Online since: November 2015
• Authors: Neetu Prasad*, Anita Kumari, P.K. Bhatnagar, P.C. Mathur
• Keywords: FET, Interfacial Effect, Single Layer Graphene

References

[1] A. K. Geim and K. S. Novoselov, The rise of graphene, Nat Mater, vol. 6, pp.183-91, Mar (2007).

[2] H. Y. Yu, R. Chi, Y. Yee-Chia, J. F. Kang, X. P. Wang, H. H. H. Ma, et al., Fermi pinning-induced thermal instability of metal-gate work functions, Electron Device Letters, IEEE, vol. 25, pp.337-339, (2004).

DOI: 10.1109/led.2004.827643

[3] V. Misra, G. Lucovsky, and G. Parsons, Issues in High-ĸ Gate Stack Interfaces, MRS Bulletin, vol. 27, pp.212-216, (2002).

DOI: 10.1557/mrs2002.73

[4] N. Prasad, A. Kumari, P. Bhatnagar, P. Mathur, and C. Bhatia, Room Temperature High Energy Resonant Excitonic Effect in Chemical Vapor Deposition Grown Turbostratic Multilayer Graphene, Graphene, vol. 1, pp.98-102, (2013).

DOI: 10.1166/graph.2013.1017

[5] J. G. Champlain, A first principles theoretical examination of graphene-based field effect transistors, Journal of Applied Physics, vol. 109, pp.084515-19, (2011).

DOI: 10.1063/1.3573517

[6] W. Xueshen, L. Jinjin, Z. Qing, Z. Yuan, and Z. Mengke, Thermal annealing of exfoliated graphene, Journal of Nanomaterials, vol. 2013, p.11, (2013).

DOI: 10.1155/2013/101765

[7] T. Van Khai, D. S. Kwak, Y. J. Kwon, S. S. Kim, K. B. Shim, and H. W. Kima, High-quality graphene thin films synthesized by H2 ambient-annealing of reduced graphene oxide sheets, Journal of Ceramic Processing Research, vol. 14, pp.355-362, (2013).

[8] A. Misra, M. Waikar, A. Gour, H. Kalita, M. Khare, M. Aslam, et al., Work function tuning and improved gate dielectric reliability with multilayer graphene as a gate electrode for metal oxide semiconductor field effect device applications, Applied Physics Letters, vol. 100, p.233506, (2012).

DOI: 10.1063/1.4754145

[9] G. Kalon, Y. J. Shin, V. G. Truong, A. Kalitsov, and H. Yang, The role of charge traps in inducing hysteresis: Capacitance–voltage measurements on top gated bilayer graphene, Applied Physics Letters, vol. 99, p.083109, (2011).

DOI: 10.1063/1.3626854

[10] H. Wang, Y. Wu, C. Cong, J. Shang, and T. Yu, Hysteresis of electronic transport in graphene transistors, ACS nano, vol. 4, pp.7221-7228, (2010).

DOI: 10.1021/nn101950n

[11] X. Li, W. Cai, J. An, S. Kim, J. Nah, D. Yang, et al., Large-area synthesis of high-quality and uniform graphene films on copper foils, Science, vol. 324, pp.1312-4, Jun 5 (2009).

DOI: 10.1126/science.1171245

[12] A. Reina, X. Jia, J. Ho, D. Nezich, H. Son, V. Bulovic, et al., Large area, few-layer graphene films on arbitrary substrates by chemical vapor deposition, Nano Lett, vol. 9, pp.30-35, (2008).

DOI: 10.1021/nl801827v

[13] D. R. Cooper, B. D'Anjou, N. Ghattamaneni, B. Harack, M. Hilke, A. Horth, et al., Experimental Review of Graphene, ISRN Condensed Matter Physics, vol. 2012, p.56, (2012).

DOI: 10.5402/2012/501686