[1]
P. K.Tiwari and S. Jit, A Subthreshold Swing Model for Symmetric Double Gate (DG) MOSFETs with Vertical Gaussian Doping,, Journal of Semiconductor Technology and Science, Vol.10, No.2, pp.107-16, Jun. (2010).
DOI: 10.5573/jsts.2010.10.2.107
Google Scholar
[2]
Z. Ding, G. Hu, J. Gu, R. Liu, and L.Wang An analytical model for the subthreshold swing of double-gate MOSFETs,, International Workshop on IWJT, 2010, pp.1-4.
DOI: 10.1109/iwjt.2010.5475006
Google Scholar
[3]
Q. Zhang, W. Zhao, and A. Seabaugh, Lowsubthreshold- swing tunnel transistors,, IEEE Electron Device Lett., Vol. 27, No. 4, pp.297-300, Apr. (2006).
DOI: 10.1109/led.2006.871855
Google Scholar
[4]
J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, Band-to-band tunneling in carbon nanotube fieldeffect transistors,, Phys. Rev. Lett., Vol.93, No.19, p.196805, Nov. (2004).
DOI: 10.1103/physrevlett.93.196805
Google Scholar
[5]
K. Boucart and A. M. Ionescu, Double-gate tunnel FET with high-K gate dielectric,, IEEE Trans. Electron Devices, Vol. 54, No. 7, pp.1725-1733, Jul.(2007).
DOI: 10.1109/ted.2007.899389
Google Scholar
[6]
K. K. Bhuwalka, J. Schulze, and I. Eisele, Scaling the vertical tunnel FET with tunnel band gap modulation and gate work function engineering,, IEEE Trans. Electron Devices, Vol. 52, No. 5, pp.,909-917, May. (2005).
DOI: 10.1109/ted.2005.846318
Google Scholar
[7]
T.S. Arun Samuel†, N.B. Balamurugan Analytical Modeling and Simulation of Dual Material Gate, Tunnel Field Effect Transistors, J Electr Eng Technol Vol. 8, No. 6: 1481-1486, (2013).
DOI: 10.5370/jeet.2013.8.6.1481
Google Scholar
[8]
Navjeet Bagga and Subir Kumar Sarkar An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET,IEEE Trans.Electron Devices, Vol.62, No.7, July2015.
DOI: 10.1109/ted.2015.2434276
Google Scholar
[9]
T.S. Arun Samuel, N.B. Balamurugan Analytical Surface Potential Model with TCAD Simulation Verification for Evaluation of Surrounding Gate TFET,J Electr Eng Technol Vol. 9, No. 2: 655-661, (2014).
DOI: 10.5370/jeet.2014.9.2.655
Google Scholar
[10]
M.J. Lee and W.Y. Choi, Analytical Model of a single-gate silicon-on-insulator (SOI) tunneling fieldeffect transistors (TFETs),, Solid-State Elec., Vol. 63,p pp.110-114, Sep. (2011).
DOI: 10.1016/j.sse.2011.05.008
Google Scholar
[11]
M.G. Bardon, H.P. Neves, R.Puers, and C.V. Hoof, Pseudo-two-dimensional model for double-gate tunnel FETs considering the junctions depletion regions,, IEEE Trans., Electron Devices, Vol.57, No.4, pp.827-34, Apr. (2010).
DOI: 10.1109/ted.2010.2040661
Google Scholar
[12]
A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G.Groeseneken, Boosting the on-current of a nchanne nanowire tunnel field-effect transistor by source material optimization,, J. Appl. Phys., Vol. 104, No. 6 pp.064-1, Sep. (2008).
DOI: 10.1063/1.2981088
Google Scholar
[13]
J. P. Collinge, Solid State Electron., 48 (2004) 897–905.
Google Scholar
[14]
E. O. Kane,Theory of tunneling, Journal of Appl. Phys.,Vol. 32 ,pp.83-91, (1961).
Google Scholar
[15]
M. Gholizadeh and S. E. Hosseini,A 2-D Analytical Model for Double-Gate Tunnel FETs", IEEE Trans. Electron Devices, vol.61, no. 5, pp.1494-1500,May (2014).
DOI: 10.1109/ted.2014.2313037
Google Scholar
[16]
C. Wu, R. Huang, Q. Huang, C. Wang, J. Wang, and Y. Wang, An Analytical Surface Potential Model Accounting for the Dual-Modulation Effects in Tunnel FETs, IEEE Trans. Electron Devices, Vol. 61, no: 8, pp.2690-2696, August (2014).
DOI: 10.1109/ted.2014.2329372
Google Scholar
[17]
A. Pan and O.C. CHI, A quasi-analytical model for double-gate tunnel field-effect Transistors, IEEE Electron Device letters, vol. 33. no. 10, pp.1468-1470, October (2012).
DOI: 10.1109/led.2012.2208933
Google Scholar