Detection of Crosstalk Faults in Digital Circuits by Testability Evaluation

Abstract:

The increase in dense interconnect as well as the clock frequency of digital circuits has led to an increasing number of crosstalk faults. A new test approach for crosstalk faults in digital circuits is presented in this paper, the approach aims at the faults of crosstalk induced pulse, uses controllability and observability measures of the signal lines to produce the test vectors of crosstalk faults. Choose a lot of paths from the fault site to the primary outputs of circuit, and carry out forward tracing and backward tracing, until every signal line is assigned a logic value and no conflict arises. Experimental results on a lot of digital circuits show that the test approach proposed in this paper can generate the test vectors of crosstalk faults, and can obtain high fault coverage.

• Periodical: Key Engineering Materials (Volumes 439-440)
• Pages: 1241-1246
• DOI: https://doi.org/10.4028/www.scientific.net/KEM.439-440.1241
• Online since: June 2010
• Authors: Ling Chen, Zhong Liang Pan
• Keywords: Crosstalk Fault, Digital Circuit, Fault Detection, Multiple Valued Logic, Testability Evaluation

References

[1] F.D. Mbairi, W.P. Siebert, H. Hesselbom. High-frequency transmission lines crosstalk reduction using spacing rules. IEEE Trans. on Components and Packaging Technologies, vol. 31, no. 3, pp.601-610, (2008).

DOI: 10.1109/tcapt.2008.2001163

[2] C. Weiyu, S.K. Gupta, M.A. Breuer. Analytical models for crosstalk excitation and propagation in VLSI circuits. IEEE Trans. on CAD, vol. 21, no. 10, pp.1117-1131, (2002).

DOI: 10.1109/tcad.2002.802276

[3] F. Broyde, E. Clavelier. A new method for the reduction of crosstalk and echo in multiconductor interconnections. IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 52, no. 2, pp.405-416, (2005).

DOI: 10.1109/tcsi.2004.841596

[4] M. Kuhlmann, S. Sapatnekar. Exact and efficient crosstalk estimation. IEEE Trans. on CAD, vol. 20, no. 7, pp.858-866, (2001).

DOI: 10.1109/43.931008

[5] L. Jianxun, W. Jone, S. Das. Crosstalk test pattern generation for dynamic programmable logic arrays. IEEE Trans. on Instrumentation and Measurement, vol. 55, no. 4, pp.1288-1302, (2006).

DOI: 10.1109/tim.2006.877721

[6] W.K. Alassadi, S. Kakarla. A BIST technique for crosstalk noise detection in FPGAs. IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, pp.167-175, (2008).

DOI: 10.1109/dft.2008.14

[7] T. Rudnicki, T. Garbolino, K. Gucwa, A. Hlawiczka. Effective BIST for crosstalk faults in interconnects. International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp.164-169, (2009).

DOI: 10.1109/ddecs.2009.5012120

[8] S. Jaehoon, H. Juhee, Y. Hyunbean, J. Taejin, P. Sungju. Highly compact interconnect test patterns for crosstalk and static faults. IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 56, no. 5, pp.419-423, (2009).

DOI: 10.1109/tcsii.2009.2022373

[9] M. Pyoungwoo, Y. Hyunbean, S. Jaehoon. Efficient interconnect test patterns for crosstalk and static faults. IEEE Trans. on CAD, vol. 25, no. 11, pp.2605-2608, (2006).

[10] N. Kamiura, Y. Hata, N. Matsui. Controllability/observability measures for multiple-valued test generation based on D-algorithm. IEEE International Symposium on Multiple-valued Logic, pp.245-250, (2000).

DOI: 10.1109/ismvl.2000.848627

[11] M. Romero, E. Martins, R. Santos. Multiple valued logic algebra for the synthesis of digital circuits. IEEE International Symposium on Multiple-valued Logic, pp.262-267, (2009).

DOI: 10.1109/ismvl.2009.45

[12] T. Hasegawa, Y. Homma, M. Kameyama. Multiple-valued VLSI architecture for intra-chip packet data transfer. IEEE International Symposium on Multiple-valued Logic, pp.114-119, (2005).

DOI: 10.1109/ismvl.2005.31