A High-Performance Mash Fourth-Order Sigma-Delta Modulator

Article Preview

Abstract:

This paper reports on a system level design and analysis of a mash fourth-order sigma-delta (ΣΔ) modulator. Compared with a high-order single-loop ΣΔ modulator (ΣΔM), there’s no need to consider about the system stability of a mash ΣΔM, which has the advantages of better signal to quantization noise ratio (SQNR). System level simulation results indicate that the SQNR is 122.0 dB, and the effective number of bits (ENOB) is 19.97 bits when the over sampling ratio (OSR) is 128.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

207-210

Citation:

Online since:

February 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] N. Maghari, S. Kwon, G. C. Temes, and U. Moon, Sturdy MASH Σ∆ Modulator, Electron. Lett., vol. 42, pp.1269-1270, Oct. (2006).

DOI: 10.1049/el:20062718

Google Scholar

[2] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, A. Baschirotto, Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators, IEEE Transactions on Circuits and Systems I: Fundamental theory and applications, vol. 50, NO. 3 pp.352-364, (2003).

DOI: 10.1109/tcsi.2003.808892

Google Scholar

[3] Y. Y DU. A Low Oversampling Ratio 11bit, 10. 6MHz Switched Capacitor Sigma-Delta Modulator for Wide Application[J]. IEEE integrated Circuit, International Symposium, 2007: 560-563.

DOI: 10.1109/isicir.2007.4441923

Google Scholar

[4] N. Maghari, U. Moon, Multi-loop efficient sturdy MASH delta-sigma modulators, IEEE International Symposium on Circuits and Systems (lSCAS), pp.1216-1219, (2008).

DOI: 10.1109/iscas.2008.4541643

Google Scholar

[5] K. Lee, MK Miller and G. C. Ternes, An 8 . lmW, 82dB delta-sigma ADC with 1. 9MHz BW and -98dB THO, 1. Solid State Circuits, voL 44, NO. 8, pp.2202-2211, (2009).

DOI: 10.1109/jssc.2009.2022298

Google Scholar