Impact of Dimensions and Doping on the Breakdown Voltage of a Trench 4H-SiC Vertical JFET

Abstract:

In this paper we study the feasibility of the design/fabrication of a vertical trench 4H-SiC Junction Field Effect Transistor (JFET), assuming realistic constraints of the depth of the P+ implantation. The P+ doping profile is obtained using a Monte Carlo implantation simulation. The calculation used a drift-diffusion approach. The JFET aims to achieve a threshold voltage of-3V. We found that this constraint in concomitance with the proposed structure limits the breakdown voltage to approximately 200V. This is the result of a premature breakdown induced by short channel effects, namely Drain Induced Barrier Lowering (DIBL). However, a negative increase in the gate bias represses this short channel effect and improves the breakdown voltage to roughly 1800V. At this gate bias, the breakdown is induced by reaching the critical field strength of 4H-SiC at the gate P+/N junction, which causes avalanche generation of carriers. In addition, we have calculated the dependence of the threshold voltage on the drift doping and pillar width. This work also shows the vulnerability of the design to random fluctuation in the doping profile.

• Periodical: Key Engineering Materials (Volume 948)
• Pages: 69-75
• DOI: https://doi.org/10.4028/p-e6c13m
• Online since: June 2023
• Authors: Finn Monaghan*, Antonio Martinez, Craig Fisher, Mike Jennings
• Keywords: Breakdown Voltage, Drift Diffusion Simulations, Short Channel Effects, Threshold Voltage, Vertical JFET

References

[1] S. Yu, M. H. White, and A. K. Agarwal, 'Experimental Determination of Interface Trap Density and Fixed Positive Oxide Charge in Commercial 4H-SiC Power MOSFETs, IEEE Access, vol. 9 (2021) 149118–149124.

DOI: 10.1109/access.2021.3124706

[2] A. Hallén, M. K. Linnarsson, and L. Vines, Recent Advances in the Doping of 4H-SiC by Channeled Ion Implantation, Materials Science Forum, 963 (2019) 375–381.

DOI: 10.4028/www.scientific.net/msf.963.375

[3] Information on: https://www.wolfspeed.com/products/materials/sic-epitaxy/

[4] S. Tian, Monte Carlo Simulation of Ion Implantation in Crystalline SiC With Arbitrary Polytypes, IEEE Transactions on Electron Devices, 55 (2008) 1991–1996.

DOI: 10.1109/ted.2008.926664

[5] F. Roccaforte, P. Fiorenza, M. Vivona, G. Greco, and F. Giannazzo, Selective Doping in Silicon Carbide Power Devices, Materials, 14 (2021).

DOI: 10.3390/ma14143923

[6] S. Tian, Predictive Monte Carlo ion implantation simulator from sub-keV to above 10 MeV, Journal of Applied Physics, 93 (2003) 5893–5904.

DOI: 10.1063/1.1565690

[7] Synopsys Inc., Sentaurus Device User Guide: Version S-2021.06, (2021).

[8] L. M, Modeling and Simulation of Wide Bandgap Semiconductor Devices: 4H/6H-SiC, Technishen Universitaet Munich, Munich, Germany, 2000.

[9] A. Galeckas, J. Linnros, V. Grivickas, U. Lindefelt, and C. Hallin, 'Auger recombination in 4H-SiC: Unusual temperature behavior, Appl. Phys. Lett., 71 (1997) 3269–3271.

DOI: 10.1063/1.120309

[10] Tesfaye Ayalew, SiC Semiconductor Devices: Technology, Modeling and Simulation, Technishen Universitaet Wien, Austria, 2004.

[11] W. J. Schaffer, G. H. Negley, K. G. Irvine, and J. W. Palmour, Conductivity Anisotropy in Epitaxial 6H and 4H SiC, MRS Online Proceedings Library, 339 (1994) 595–600.

DOI: 10.1557/proc-339-595

[12] Y. Okuto and C. R. Crowell, Threshold energy effect on avalanche breakdown voltage in semiconductor junctions, Solid-State Electronics, 18 (1975) 161–168.

DOI: 10.1016/0038-1101(75)90099-4

[13] H. Niwa, J. Suda, and T. Kimoto, Temperature Dependence of Impact Ionization Coefficients in 4H-SiC, Materials Science Forum, 778–780 (2014) 461–466.

DOI: 10.4028/www.scientific.net/msf.778-780.461

[14] H.-S. Wong, M. H. White, T. J. Krutsick, and R. V. Booth, Modelling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's, Solid-State Electronics, 30 (1987) 953–968.

DOI: 10.1016/0038-1101(87)90132-8

[15] A. Mihaila et al., High Temperature Characterization of 4H-SiC Normally-On Vertical JFETs with Buried Gate and Buried Field Rings, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's, (2006) 1–4.

DOI: 10.1109/ispsd.2006.1666096

[16] R. R. Troutman, VLSI limitations from drain-induced barrier lowering, IEEE Journal of Solid-State Circuits, 14(1979) 383–391

DOI: 10.1109/jssc.1979.1051189