Experimental Study on Mitigation of Lifetime-Limiting Dielectric Cracking in Extreme Temperature 4H-SiC JFET Integrated Circuits

Article Preview

Abstract:

While NASA Glenn Research Center’s “Generation 10” 4H-SiC Junction Field Effect Transistor (JFET) integrated circuits (ICs) have uniquely demonstrated 500 °C electrical operation for durations of over a year, this experimental work has also revealed that physical cracking of chip dielectric passivation layers ultimately limits extreme-environment operating lifetime [1-3]. The prevention of such dielectric passivation cracks should therefore improve IC high temperature durability and yield, leading to more beneficial technology adoption into aerospace, automotive, and energy systems. This report describes Generation 10.2, 11.1, and 11.2 die tested under unbiased and unpackaged accelerated age testing at 500 °C, 600 °C, 720 °C, and 800 °C in air-atmosphere ovens for 100-and 200-hour duration. Additional samples were separately subjected to 10 thermal cycles between the same high temperatures (with 10-hour high-temperature soak each cycle) and 50 °C. It is shown that having two stoichiometric Si3N4 layers in the interconnect dielectric stack substantially decreases the amount of dielectric cracking observed following these oven tests.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volume 1004)

Pages:

1148-1155

Citation:

Online since:

July 2020

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2020 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] D.J. Spry et al., Mat. Sci. Forum 924, (2018) 949.

Google Scholar

[2] P.G. Neudeck et al., J. Microelectronics and Electronics Packaging 15, (2018) 163.

Google Scholar

[3] D.J. Spry et al., Proc. IMAPS High Temperature Electronics Conf. (2016) 249.

Google Scholar

[4] P.G. Neudeck et al., Materials Science Forum 963 (2019) 813.

Google Scholar

[5] P.G. Neudeck et al., IEEE J. Electron Devices Soc. 7 (2018) 100.

Google Scholar

[6] L.Y. Chen et al., IMAPS Int. Conf. High Temperature Electronics (2016) 66.

Google Scholar

[7] https://www.wolfspeed.com.

Google Scholar

[8] D.J. Spry, D. Lukco, J. Electronic Materials 41 (2012) 915.

Google Scholar

[9] D.J. Spry et al., US Patent 10,256,202. (2019).

Google Scholar

[10] http://www.starfireindustries.com/impulsetrade-pulsed-power-module.html.

Google Scholar

[11] P.G. Neudeck et al., IMAPS Int. Conf. High Temperature Electronics (2018) 71.

Google Scholar

[12] P.G. Neudeck et al., IEEE Electron Device Lett. 38 (2017) 1082.

Google Scholar

[13] D.J. Spry et al., Proc. SPIE 9836 (2016) 98360N.

Google Scholar

[14] P.G. Neudeck et al., Materials Science Forum 897 (2017) 567.

Google Scholar