Hybrid Reconfigurable PC Add-on Card for Parallel Image Processing

Aadithya Ravi; Easwara E.A. Moorthy; D. Vidya; G.Mahesh Kumar

doi:10.4028/www.scientific.net/AMM.110-116.5057

Paper Titles

Design of Gas Injection Unit in an Iranian Onshore Oil Field Development Project
p.5029

Design and Simulation of MEMS Based Tuning Fork Micro-Gyroscope
p.5036

Two Output OTA Biquad Filter
p.5044

Solving Problems in Chaos Control though an Differential Evolution Algorithm with Region Zooming
p.5048

Hybrid Reconfigurable PC Add-on Card for Parallel Image Processing
p.5057

Statistical Mechanical Approach to Image Processing Technology Bayes-Optimal Solution to Inverse Halftoning via Super-Resolution
p.5063

Estimate Permeability from Nuclear Magnetic Resonance Measurements Using Improved Artificial Neural Network Based on Genetic Algorithm
p.5072

Improving Elmore Model of RLC Networks for Applying to SWCNT Interconnects
p.5078

Design of Quaternary Half Adder Using Hybrid SETMOS Cell
p.5085

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 110-116Hybrid Reconfigurable PC Add-on Card for Parallel...

Hybrid Reconfigurable PC Add-on Card for Parallel Image Processing

Abstract:

Specific hardware solutions are always faster than programmable architectures. But dedicated architectures have the inherent disadvantage of inflexibility. Changes in the algorithm or extensions of the application are handled easily by programmable architectures. The approach discussed here involves a hardware-software co-design to optimize on performance and programmability. The architecture houses two SHARC processors to aid in parallelizing the image processing algorithms, and a reconfigurable FPGA which may be configured on the fly to execute any of the real-time algorithms as desired. The functional memory would consist of pre-designs (FPGA based) of certain objects, each of which could be used to configure an FPGA to perform a particular function.

You might also be interested in these eBooks

Mechanical and Aerospace Engineering, ICMAE2011

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 110-116)

Pages:

5057-5062

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.110-116.5057

Citation:

Cite this paper

Online since:

October 2011

Authors:

Aadithya Ravi, Easwara E.A. Moorthy, D. Vidya, G.Mahesh Kumar

Keywords:

Architecture, Co-Design, Hardware-Reconfigurability, Image Processing

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] M B Sandler, L Hayat, Bench marking processors for image processing, Microprocessors & Microsystems, Vol 14, No 9, (1990).

DOI: 10.1016/0141-9331(90)90093-b

Google Scholar

[2] P Lapsley & J Vier, DSP Processor Fundamentals, (1997).

Google Scholar

[3] A. K Jain Fundamentals of Image Processing, PHI, (1998).

Google Scholar

[4] D. A. Buell and Kenneth L. Pocek, Custom computing machines: An introduction, The Journal of Supercomputing, v. 9, 1995, p.219–230.

Google Scholar

[5] 4S. Hauck and A. DeHon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computing, Morgan Kaufmann, (2008).

Google Scholar

[6] J. Henkel, S. Parameswaran (editors): Designing Embedded Processors. A Low Power Perspective; Springer Verlag, March (2007).

Google Scholar

[7] Cesar Torres-Huitzil, Bernard Girau, and Adrien Gauffriau, Hardware/Software Codesign for Embedded Implementation of Neural Networks, Lecture Notes in Computer Science Reconfigurable Computing: Architectures, Tools and Applications Third International Workshop, ARC 2007, Mangaratiba, Brazil, March 27-29, 2007. Proceedings, Volume 4419, 2007, page 167 – 178.

DOI: 10.1007/978-3-540-71431-6_16

Google Scholar