Silicon Nanocrystalline Nonvolatile Memory - Characterization and Analysis

Abstract:

In this work, nanocrystal nonvolatile memory devices comprising of silicon nanocrystals located in gate oxide of MOS structure, were comprehensively studied on specialized modular data acquisition setup developed for capacitance-voltage measurements. The memory window formation, memory window retention and charge relaxation experimental methods were used to study the trapping/emission processes inside the dielectric layer of MOS capacitor memory. The trapping/emission processes were studied in standard bipolar memory mode and in new unipolar memory mode, which is specific for nanocrystalline nonvolatile memory. The analysis of experimental results shown that unipolar programming mode is more favourable for nanocrystalline memory operation due to lower wearing out and higher breakdown immunity of the MOS device’s oxide. The study was performed for two types of nanocrystalline memory devices: with one and two silicon nanocrystalline 2D layers in oxide of MOS structure correspondingly. The electrostatic modelling was presented to explain the experimental results.

• Periodical: Journal of Nano Research (Volume 39)
• Pages: 134-150
• DOI: https://doi.org/10.4028/www.scientific.net/JNanoR.39.134
• Online since: February 2016
• Authors: Valerii Ievtukh*, A. Nazarov
• Keywords: Charge Trapping, MOS Capacitor, Nanocrystalline Memory, Relaxation Time, Unipolar Recharging

References

[1] A. Thean, J. -P. Leburton, IEEE Potentials Vol. 21, pp.35-41, (2002).

[2] T. -C. Changa, F. -Y. Jiana, S. -C. Chenc, Mater. Today Vol. 14, pp.608-615, (2011).

[3] E. Tsoi, P. Normand, A. G. Nassiopoulou, JoP, Vol. C10, pp.31-35, (2005).

[4] R. Tang, K. Huang, H. Lai et. al., Nanoscale Res Lett. Vol. 8(1), p.368, (2013).

[5] V. A. Ievtukh, A. N. Nazarov, V. S. Lysenko, AMR Vols. 718-720, pp.1118-1123, (2013).

DOI: 10.4028/www.scientific.net/amr.718-720.1118

[6] A. Salonidou et al., Nanotech. 15, p.1223, (2004).

[7] A. Nassiopoulou et al., J. of Nanosc. and Nanotech. 7, pp.1-6, (2007).

[8] S.M. Sze, Physics of Semiconductor Devices, 2d ed., John Wiley&Sons, NY, (1981).

[9] E.H. Nicollian and J.R. Brews, MOS Phys. and Tech., John Wiley&Sons, NY, (1982).

[10] V. Ievtukh, A. Nazarov et. al., UA Patent #108830 (2015).

[11] V. Turchanikov, A. Nazarov et. al., Microel. Rel. 47, p.626–630, (2007).

[12] V. Ievtukh, A. Nazarov et. al., Microel. Eng. Vol. 109, pp.5-9, (2013).

[13] A.G. Nassiopoulou et al., J. Nanosci. Nanotechnol. 7, p.1–6, (2007).

[14] C. Murphy et al., Appl. Specroscopy 56/1, 16, (2002).

[15] A. Nazarov and V. Turchanikov, Nanotechnology and Nanomaterials, Nanocrystals, ISBN 978-953-307-126-8 (2010).

[16] T. Kawaguchi et al., US Patent US6, 339, 557B1 (2002).

[17] M. Depas et al., Solid State Electronics, Vol. 38, No. 8, pp.1465-1471, (1995).

[18] J. C. Ranuarrez, M.J. Deen, C. -H. Chen, Microel. Rel. 46, p.1939–1956, (2006).

[19] T. Utsumi, IEEE Trans. El. Dev., Vol. 38, No. 10, pp.2276-2279, (1991).

[20] COMSOL® , http: /www. comsol. com.