Influence of Active Area Etching Method on the Integrity of Gate Oxide on 4H-SiC

Article Preview

Abstract:

Etching active area by dry etching method can precisely control the length and width of the devices, but it may damage the SiC surface. In this paper, we fabricated metal-oxide-semiconductor capacitors (MOSC) using different etching methods to compare the effect of etching methods on the SiO2/SiC interface and dielectric breakdown. It is observed that dry etching will degrade the surface roughness of SiC and the interface state density at the SiO2/SiC interface. Post-oxidation NO annealing cannot passivate the interface effectively. The breakdown field of gate oxide on the dry etched sample is also degraded. These results indicate that dry etching of SiC surface should be avoided when fabricating MOS devices.

You might also be interested in these eBooks

Info:

* - Corresponding Author

[1] T. Hosoi et al., Mater. Sci. Forum. 679, 342 (2011).

Google Scholar

[2] K. Kutsuki et al., Jpn. J. Appl. Phys. 57, 04FR02 (2018).

Google Scholar

[3] K. Kutsuki et al., 2019 IEEE International Electron Devices Meeting (IEDM), 20.3.1-20.3.4 (2019).

Google Scholar

[4] K. Kawahara, M. Krieger, J. Suda, and T. Kimoto, J. Appl. Phys., 108, 023706 (2010).

Google Scholar

[5] X. Chen et al., J. Appl. Phys. 103, 033701 (2008).

Google Scholar

[6] K. Kawahara, M. Krieger, J. Suda, and T. Kimoto, J. Appl. Phys. 108, 023706 (2010).

Google Scholar

[7] C. Hemmingsson, N. T. Son, O. Kordina, J. P. Bergman, and E. Janzén, J. Appl. Phys. 81, 6155 (1997).

Google Scholar

[8] T. Dalibor et al., Phys. Status Solidi 162, 199 (1997).

Google Scholar