A High Efficiency CMOS Power Amplfieir with a Diode Linearizer and Voltage Combining Transformers

Abstract:

This paper proposes a high efficiency power amplifier with a diode linearizer and voltage combining transformers in a standard 0.13-μm TSMC CMOS technology. The 3-D simulated transformer adopts multi-finger architecture which provides low insertion loss and allows high current capacity on the transformer. With the 4 differentially cascaded connected multi-finger transformers, the amplifier delivers more than 1W output power under 1.8 V supply condition. To enhance linearity of the power amplifier, the diode configuration bias circuit is used in this paper. With all integration of transformers, balun, diode bias circuits and same 4 diff-amps, the prototype Class AB Power Amplifier shows 32dBm saturation power at 2.4 GHz. Due to the diode linearizer the output P1dB is 30.8 dBm with 28 % Power Added Efficiency.

• Periodical: Applied Mechanics and Materials (Volumes 110-116)
• Pages: 5500-5504
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.110-116.5500
• Online since: October 2011
• Authors: Ki Jin Kim, Tae Ho Lim, S.H. Park, K. H. Ahn
• Keywords: CMOS PA, Diode Linearizer, Voltage Combiner

References

[1] M. Shifrin, Y. Ayasli, and P. Katzin, A new power amplifier topology with series biasing and power combining of transistors, IEEE Microwave and Millimeter Wave Monolithic Circuits Symp., pp.39-41, (1992).

DOI: 10.1109/mcs.1992.185992

[2] J. G McRory, G. G Rabjohn, and R. H. Johnston, Transformer coupled stacked FET power amplifiers, IEEE J. Solid State Circuits., vol. 34, no 2, pp.157-162, Feb (1999).

DOI: 10.1109/4.743760

[3] I. Aoki, S. Kee, D. B. Rutledge, and A. Hajimiri, Fully integrated CMOS Power amplifier design using the distributive active-transformer architecture, IEEE J. Solid-State Circuits, vol. 37, no. 3, pp.371-383, Mar. (2002).

DOI: 10.1109/4.987090

[4] S. Kim, K. Lee, J. Lee, B. Kim, S. D. Kee, I. Aoki and D. B. Rutledge, An Optimized Design of Distributed Active Transformer , IEEE Trans. Microw. Theory Tech., vol. 53, no 1, pp.380-388, Jan (2005).

DOI: 10.1109/tmtt.2004.839940

[5] Changkun Park, Younsuk Kim, Haksun Kim, and Songchel Hong, A 1. 9-GHz Triple-Mode Class-E Power Amplifier for a Polar Transmitter, IEEE Microwave and Wireless Components Letters, vol. 17, no 2, Feb (2007).

DOI: 10.1109/lmwc.2006.890345

[6] I. Aoki, S. Kee, D. B. Rutledge, A. Hajimiri, Distributed active transformer a new power combining and impedance transformation technique, IEEE Trans. Microwave Theory and Techniques, vol. 50, pp.316-331, Jan. (2002).

DOI: 10.1109/22.981284

[7] Gang Liu, Peter Haldi, Tsu-Jae King, and Ali M. Niknejad, Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-off, IEEE J. Solid State Circuits., vol. 43, no 3, March (2008).

DOI: 10.1109/jssc.2007.916585

[8] Ki-Jin Kim, Tae Ho Lim, and K. H. Ahn, The novel high efficiency on chip transformers for the CMOS power amplifier, ISIC2009, pp.14-16, Dec, (2009).

[9] C. Wang, L. E. Larson, and P. M. Asbeck, A nonlinear capacitance cancellation techniqure and its application to a CMOS class AB power amplifier, IEEE RFIC, 2001, pp.39-42.

DOI: 10.1109/rfic.2001.935637