The Impact of Drain-Induced Barrier Lowering Effect on Threshold Voltage for Small-Scaled Strained Si/SiGe nMOSFET

Jiang Tao Qu; He Ming Zhang; Hui Yong Hu; Xiao Bo Xu; Guan Yu Wang; Xiao Yan Wang

doi:10.4028/www.scientific.net/AMM.110-116.5457

Paper Titles

Electrical and Magnetic Properties of (BiLi)_1/2(FeV)_1/2O₃
p.5437

The Study of Direct Tunneling Current in Strained MOS Device with Silicon Nitride Stack Gate Dielectric
p.5442

Analytical Threshold Voltage Models for Strained Si/Strained Si_1-xGe_x/Relaxd Si_1-yGe_y PMOSFET
p.5447

Collector Resistance of Accumulation-Subcollector Transistors for SOI SiGe BiCMOS Technology
p.5452

The Impact of Drain-Induced Barrier Lowering Effect on Threshold Voltage for Small-Scaled Strained Si/SiGe nMOSFET
p.5457

Detemining the Thickness of Barriers and Well of Resonance Tunneling Diodes by Specified I-V Characteristic
p.5464

The New Material Structure Design and Research of the GaAs-Based Resonant Tunneling Diodes
p.5471

Study of a Novel Electrostatic Detection Sensor
p.5476

Studies on the Preparation and Characterization of Ferroelectric PLZT Film Capacitors
p.5483

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 110-116The Impact of Drain-Induced Barrier Lowering...

The Impact of Drain-Induced Barrier Lowering Effect on Threshold Voltage for Small-Scaled Strained Si/SiGe nMOSFET

Abstract:

The impact of Drain-Induced Barrier Lowering effect (DIBL) on the shift of threshold voltage is prominent as the feature size of MOS device continue reducing. In this paper, a threshold voltage model for small-scaled strained Si nMOSFET is proposed to illustrate the impact of DIBL effect on the threshold voltage, which is based on the distribution of the charge in depletion layer when strong inversion occurred. By simulation, the influence of DIBL to variation threshold voltage with its design physical and geometric parameters can be predicted, such as gate length, drain bias, Ge content, oxide thickness, source/drain junction depth, and doping concentration. This model is significant for the design of high performance strained Si nMOSFET to restrain the DIBL effect.

You might also be interested in these eBooks

Mechanical and Aerospace Engineering, ICMAE2011

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 110-116)

Pages:

5457-5463

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.110-116.5457

Citation:

Cite this paper

Online since:

October 2011

Authors:

Jiang Tao Qu, He Ming Zhang, Hui Yong Hu, Xiao Bo Xu, Guan Yu Wang, Xiao Yan Wang

Keywords:

Charge Distribution, DIBL, Threshold Voltage

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] S.M. SZE, KWOK.K. NG 2008 Physics of Semiconductor Device(3rd Ed)(XI'AN JIAOTONG UNIVERSITY PRESS) p.254(in Chinese).

Google Scholar

[2] B. Eitan and D. Frohman-Bentchkowsky, Surface conduction in short-channel MOS devices as a Limitation to VLSI sacaling, 1982 IEEE Trans. Electron Devices vol. 29, pp.254-266.

DOI: 10.1109/t-ed.1982.20693

Google Scholar

[3] R.R. Troutman, VLSI Limitations from Drain-Induced Barrier Lowering 1979 IEEE Trans. Electron Devices, Vol. 26 pp.461-469.

DOI: 10.1109/t-ed.1979.19449

Google Scholar

[4] Mutlu.A. A, Rahman. M 2000 Southeastcon 2000. Proceedings of the IEEE pp.340-344.

Google Scholar

[5] V. Marsh, and R.W. Dutton, Submicron 2D MOS modeling, IEEE ICCAD, Dig Tech. P aper, 1986, pp.476-479.

Google Scholar

[6] Mahato.S. S, Chakraborty, Maiti.T. K 2008 Physical and Failure Analysis of Integrated Circuits 2008. IPFA 2008. 15th International Symposium pp.1-4.

DOI: 10.1109/ipfa.2008.4588185

Google Scholar

[7] Chih.H. W, Thres-Dimensional DIBL for Shallow-Trench Isolated MOSFET's, 1999 IEEE Transaction On Electron Devices vol. 46, pp.139-144.

DOI: 10.1109/16.737452

Google Scholar

[8] L.D. Yau, A simple theory to predict the threshold voltage of a short-channel IGFET's, 1974 Solid-State Electron vol. 17 pp.1059-1063.

DOI: 10.1016/0038-1101(74)90145-2

Google Scholar

[9] Abe. S, Miyazawa. Y, Nakajima. Y 2009 Ultimate Integration of Silicon 2009 10th International Conference pp.329-332.

Google Scholar

[10] M. Jamal Deen, Z.X. Yan, Substrate Bias Effects on Drain-Induced Barrier Lowering in Short-Channel PMOS Devices, 1990 IEEE Transactions on Electron Devices. Vol. 37, pp.1707-1713.

DOI: 10.1109/16.55758

Google Scholar

[11] Song J J, Zhang H M, Hu H Y, Dai X Y, Xuan R X, Determination of conduction band edge characteristics of Strained Si/Si1-xGex, 2007 Chin. Phys vol. 16, pp.3827-3831.

Google Scholar

[12] F. Driussi, D. Esseni, L. Selmi, P.E. Hellstrom, On the electron mobility enhancement in biaxially strained Si MOSFETs, 2008 Solide-State Electronics vol. 52, pp.498-505.

DOI: 10.1016/j.sse.2007.10.033

Google Scholar