Paper Titles
Preface
Challenges and Solutions for Fabricating Isolation Trenches for High Aspect Ratio Sensors
p.1
Thick-Film Deposition of High-Viscous Liquid Photopolymer
p.5
Design and Modeling of Platinum Thin Film Microheater for High Temperature Microtensile Test Application
p.9
Optimization of On-Chip Interface Circuit for MEMS Sensor Based on Micro-Cantilever
p.13
Microfabrication of a Planar Helix with Straight-Edge Connections Slow-Wave Structure
p.17
Separation Gap Estimation in Dynamic Systems Actuated by Casimir Force
p.21
A Static Micromixer Inspired from Fractal-Like Natural Flow Systems
p.25
AlN Actuator for Tunable RFMEMS Capacitor
p.29

Challenges and Solutions for Fabricating Isolation Trenches for High Aspect Ratio Sensors

Article Preview

Abstract:

A CMOS compatible integrated MEMS process for fabricating differential capacitance based sensor on SOI wafer is presented. High aspect ratio features are etched in the device layer of SOI wafer and are electrically isolated from each other and circuit elements except where interconnection is required using isolation trenches. The Isolation trenches are first etched on device Si to electrically isolate static combs while maintain the mechanical connection. This scheme results in high sense capacitance with increased SNR. Various considerations which need to be addressed for fabricating the isolation trenches are presented in this paper and the results using the example of an accelerometer are presented. Various isolation trench ends are designed and fabricated and the results are discussed.

You might also be interested in these eBooks
NEMS/MEMS Technology and Devices, ICMAT2011 View Preview

Info:

Periodical:

Advanced Materials Research (Volume 254)

Pages:

1-4

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.254.1

Citation:

Cite this paper

Online since:

May 2011

Authors:

Rahul Agarwal, Jin Xie, Kia Hian Lau, Praveen Kumar Sampath, Nagarajan Ranganathan, Janak Singh, Ming Lin Julius Tsai

Keywords:

Accelerometer, DRIE, Isolation Trenches, SOI MEMS

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

References

[1] L. Prameswaran, C. Hsu and M. A. Schmidt, a Merged MEMS-CMOS Process using Silicon Wafer Bonding, IEDM 1995, 613-616.

DOI: 10.1109/iedm.1995.499296

Google Scholar

[2] Y. B. Gianchandani, K. J. Ma and K. Najafi, A CMOS Dissolved Wafer Process for Integrated P++ Microelectro Mechanical Systems, Transducers 1995, 79-82.

DOI: 10.1109/sensor.1995.717093

Google Scholar

[3] T. J. Brosnihan, J. M. Bustillo, A. P. Pisano and R. T. Howe, Embedded Interconnect and Electrical Isolation for High-Aspect-Ratio, SOI Inertial Instruments, Transducers 1997, 637-640.

DOI: 10.1109/sensor.1997.613732

Google Scholar

[4] W. A. Clark, T. N. Juneau, A. W. Roessig and M. A. Lemkin, U.S. Patent 6, 291, 875 B1 (2001).

Google Scholar