Correlation of Extended Defects with Electrical Yield of SiC MOSFET Devices

Article Preview

Abstract:

The quality of the silicon carbide (SiC) epitaxial layer, i.e., layer homogeneities and extended defect densities, is of highest importance for high power 4H-SiC trench metal-oxide-semiconductor field effect transistors (Trench-MOSFET) devices. Especially, yield for devices with a large chip area is severely impacted by extended defects. Previously, devices had to be fully manufactured to effectively gauge the impact of a reduction in extended defect densities in the epitaxial layers on device yield. The production of devices such as Trench-MOSFETs is an extensive procedure. Therefore, a correlation between extended defects in the epitaxial layer and electrical device failure would allow to reliably estimate the impact of process changes during epitaxial layer deposition on electrical device yield.For this reason, n-type epitaxial layers were grown on around 1,000 commercially available 150 mm 4H-SiC Si-face substrates, which received a chemical wet cleaning prior to the epitaxy deposition. Substrates with lowest micro-pipe density from two different suppliers were used. The wafers were characterized with the corresponding device layout for defects utilizing surface microscopy as well as ultraviolet photoluminescence techniques. Subsequently, these wafers were used to produce more than 500,000 Trench-MOSFET devices. All devices have been tested on wafer level for their initial electrical integrity.With these methods a precise correlation between extended defects in the epitaxial layer and electrical failures on wafer level could be found. The influence of different substrates on the defect-based yield prediction regarding the electrical yield on wafer level is discussed. Additionally, a calculated kill-ratio is presented and the severity of defect classes on initial device failure, e.g., stacking faults, and their key failures modes are discussed.

You might also be interested in these eBooks

Info:

* - Corresponding Author

[1] M. Ono, H. Iwata, K. Watanabe, Accuracy of yield impact calculation based on kill ratio, in: 13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Manufacturing. ASMC 2002 (Cat. No.02CH37259), IEEE, 2002, p.87–91.

DOI: 10.1109/asmc.2002.1001580

Google Scholar

[2] T. Kimoto, SiC material properties, in: Wide Bandgap Semiconductor Power Devices, Elsevier, 2019, p.21–42.

DOI: 10.1016/b978-0-08-102306-8.00002-2

Google Scholar

[3] B.J. Baliga, Synopsys, in: Wide Bandgap Semiconductor Power Devices, Elsevier, 2019, p.373–388.

DOI: 10.1016/b978-0-08-102306-8.00011-3

Google Scholar

[4] T. Kimoto, H. Watanabe, Defect engineering in SiC technology for high-voltage power devices, Appl. Phys. Express 13 (2020) 120101.

DOI: 10.35848/1882-0786/abc787

Google Scholar

[5] T. Neyer, M. Domeij, H. Das, S. Sunkari, Is there a perfect SiC MosFETs Device on an imperfect crystal?, in: 2021 IEEE International Reliability Physics 2021, p.1–6.

DOI: 10.1109/irps46558.2021.9405098

Google Scholar

[6] H. Das, S. Sunkari, J. Justice, H. Pham, G. Park, Y.H. Seo, Statistical Analysis of Killer and Non-Killer Defects in SiC and the Impacts to Device Performance, MSF 1004 (2020) 458–463.

DOI: 10.4028/www.scientific.net/MSF.1004.458

Google Scholar

[7] E. van Brunt, A. Burk, D.J. Lichtenwalner, R. Leonard, S. Sabri, D.A. Gajewski, A. Mackenzie, B. Hull, S. Allen, J.W. Palmour, Performance and Reliability Impacts of Extended Epitaxial Defects on 4H-SiC Power Devices, in: Silicon Carbide and Related Materials 2017, 2018, p.137–142.

DOI: 10.4028/www.scientific.net/msf.924.137

Google Scholar

[8] D. Baierhofer, Current SiC Power Device Development, Material Defect Measurements and Characterization at Bosch, in: ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC), IEEE, 2019, p.31–34.

DOI: 10.1109/essderc.2019.8901792

Google Scholar