Effect of Back Bias on Variability in Intrinsic Channel SOI MOSFETs

Article Preview

Abstract:

The threshold voltage (Vth) variability in fully depleted SOI MOSFETs with intrinsic channel and ultrathin buried oxide under back bias voltage (Vbs) is extensively investigated by three dimensional device simulation. It is found that the Vth variability increases only slightly by applying negative Vbs by the effect of random dopant fluctuation (RDF) in the substrate, while the Vth variability is severely degraded by applying positive Vbs by the effect of the back interface inversion. As a result, there is a certain value of Vbs around 0 V where the Vth variability is minimized.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

214-217

Citation:

Online since:

February 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers: IEEE J. Solid-State Circuits, Vol. 24 (1989) p.1433.

DOI: 10.1109/jssc.1989.572629

Google Scholar

[2] K. J. Kuhn, International Electron Devices Meeting (IEDM) Technical Digests, (2007), p.471.

Google Scholar

[3] K. Takeuchi, T. Fukai, T. Tsunomura, A. T. Putra, A. Nishida, S. Kamohara and T. Hiramoto, International Electron Devices Meeting (IEDM) Technical Digests, (2007), p.467.

DOI: 10.1109/iedm.2007.4418975

Google Scholar

[4] T. Tsunomura, A. Nishida and T. Hiramoto, IEEE Trans. Electron Devices, Vol. 56 (2009), p. (2073).

Google Scholar

[5] R. Tsuchiya, M. Horiuchi, S. Kimura, M. Yamaoka, T. Kawahara, S. Maegawa, T. Ipposhi, Y. Ohji and H. Matsuoka, International Electron Devices Meeting (IEDM) Technical Digests, (2004), p.631.

DOI: 10.1109/iedm.2004.1419245

Google Scholar

[6] T. Ohtou, N. Sugii, and T. Hiramoto, IEEE Electron Devices Letters, Vol. 28 (2007), p.740.

Google Scholar

[7] N. Sugii, R. Tsuchiya, T. Ishigaki, Y. Morita, H. Yoshimoto, T. Iwamatsu, H. Oda, Y. Inoue, T. Hiramoto and S. Kimura, Jpn. J. Appl. Phys., Vol. 48 (2009), 04C043.

DOI: 10.1143/jjap.48.04c043

Google Scholar

[8] C. Lee, A. T. Putra, K. Shimizu and T. Hiramoto, Jpn. J. Appl. Phys., Vol. 49 (2010), 04DC01.

Google Scholar

[9] K. Takeuchi, T. Tatsumi and A. Furukawa, International Electron Devices Meeting (IEDM) Technical Digests, (1997), p.841.

Google Scholar

[10] T. Tsunomura, A. Nishida, F. Yano, A. T. Putra, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada, T. Hiramoto and T. Mogami, IEEE Symp. VLSI Technology Digests, (2008), p.156.

DOI: 10.1109/vlsit.2008.4588600

Google Scholar