High Mobility Silicon Dioxide Layers on 4H-SiC Deposited by Means of Atomic Layer Deposition

Article Preview

Abstract:

A study on the impact of different growth and deposition techniques on the reliability of silicon dioxide (SiO2) layers on silicon carbide (SiC) metal-oxide-semiconductor capacitors (MOSCAPs) is presented and compared to channel mobilities that were extracted from lateral metal-oxide-semiconductor field-effect transistors (LMOSFETs). Oxide layers were formed using atomic layer deposition (ALD), low pressure chemical vapour deposition (LPCVD) and direct thermal growth, including post-deposition anneals (PDAs) in nitrious oxide and forming gas (FG) for the ALD-and LPCVD-deposited oxides. Electrical characterisation results at elevated temperatures show that a PDA in FG leads to the highest average breakdown electric field of 10.08 MV/cm, outperforming all other device splits. Time-dependent dielectric breakdown (TDDB) results showed that the time to failure of 63% of the investigated samples at 9MV/cm in the FG-annealed samples was about 50% higher than in LPCVD-deposited oxides that had undergone an N2O PDA. Channel mobilities of the FG-treated samples averaged about three to four times higher than in other datasets, showing excellent peak field-effect mobilities of 60 cm2/V.s and 108 cm2/V.s at room temperature and 175°C, respectively.

You might also be interested in these eBooks

Info:

* - Corresponding Author

[1] A. O'Neill, O. Vavasour, S. Russell, F. Arith, J. Urresti, and P.M. Gammon, "Dielectrics in Silicon Carbide Devices: Technology and Application," in Advancing Silicon Carbide Electronics Technology II: Core Technologies of Silicon Carbide Device Processing, vol. 69, p.63, 2020.

DOI: 10.21741/9781644900673-2

Google Scholar

[2] T. Kimoto and J.A. Cooper, Fundamentals of silicon carbide technology: growth, characterization, devices and applications. John Wiley & Sons, 2014.

Google Scholar

[3] A.B. Renz, O.J. Vavasour, P.M. Gammon, T. Dai, M.Antoniou, and V.A. Shah, "The improvement of atomic layer deposited SiO2/4H-SiC interfaces via a high temperature forming gas anneal,"in Materials Science in Semiconductor Processing, vol. 122, p.105527.

DOI: 10.1016/j.mssp.2020.105527

Google Scholar

[4] A.B. Renz, O.J. Vavasour, P.M. Gammon, T. Dai, M. Antoniou, and V.A. Shah, "Development of high-quality gate oxide on 4H-SiC using atomic layer deposition," in Materials Science Forum, 2020, vol. 1004: Trans Tech Publ, pp.547-553.

DOI: 10.4028/www.scientific.net/msf.1004.547

Google Scholar

[5] P. Fiorenza, F. Giannazzo, and F. Roccaforte, "Characterization of SiO2/4H-SiC interfaces in 4H-SiC MOSFETs: A review," in Energies, vol. 12, no. 12, p.2310, 2019.

DOI: 10.3390/en12122310

Google Scholar

[6] A. B.Renz, O.J. Vavasour, P.M. Gammon, F. Li, T. Dai, G.W.C. Baker, J. Gott, and V.A. Shah, "(Invited, Digital Presentation) Improved Reliability of 4H-SiC Metal-Oxide-Semiconductor Devices Utilising Atomic Layer Deposited Layers with Enhanced Interface Quality," in ECS Transactions, vol. 108, no. 2, p.43, 2022.

DOI: 10.1149/10802.0043ecst

Google Scholar

[7] F. Li, Y.K. Sharma, M.R. Jennings, A. Perez-Tomas, V.A. Shah, and P.A. Mawby, "Improved channel mobility by oxide nitridation for n-channel MOSFET on 3C-SiC (100)/Si," in Materials Science Forum, 2016, vol. 858: Trans Tech Publ, pp.667-670.

DOI: 10.4028/www.scientific.net/msf.858.667

Google Scholar

[8] H. Rong, Y.K. Sharma, T. Dai, F. Li, and P.A. Mawby, "High temperature nitridation of 4H-SiC MOSFETs," in Materials Science Forum, 2016, vol. 858: Trans Tech Publ, pp.623-626.

DOI: 10.4028/www.scientific.net/msf.858.623

Google Scholar