Impact of Turn-Off Gate Voltage and Temperature on Threshold Voltage Instability in Pulsed Gate Voltage Stresses of SiC MOSFETs

Abstract:

Bias temperature instability (BTI) in SiC MOSFETs has come under significant academic and industrial research. Threshold voltage (VTH) shift due to gate voltage stress has been demonstrated in several studies investigating gate oxide reliability in SiC MOSFETs. Results have shown positive.VTH shift occurs due to electron trapping (PBTI), and negative VTH shift occurs due to hole trapping (NBTI). In this paper, VTH shift is studied for unipolar and bipolar gate pulses with frequencies ranging from 1Hz to 100 kHz. The turn-OFF voltage for the unipolar VGS pulse is 0 V. In the case of the bipolar VGS pulses, two turn-OFF voltages are investigated, namely VGS-OFF = -3V and VGS-OFF= -5V. VTH shift is measured after 1000 seconds with recovery times in the range of 20 milliseconds, and preconditioning is performed before VTH measurement. These measurements have been performed at 25°C and 150°C on a commercially available SiC Planar MOSFET and a SiC Trench MOSFET. The results show that -3 V is enough for de-trapping sufficient electrons while -5V results in increased NBTI, which is accelerated by higher temperatures.

• Periodical: Materials Science Forum (Volume 1091)
• Pages: 61-66
• DOI: https://doi.org/10.4028/p-lidhbt
• Online since: June 2023
• Authors: Arkadeep Deb*, Jose Ortiz-Gonzalez, Mohamed Taha, Saeed Jahdi, Philip Andrew Mawby, Olayiwola Alatise
• Keywords: Bias Temperature Instability, Gate Oxide, Reliability, Silicon Carbide MOSFETs, Threshold Voltage

References

[1] ECPE Guideline AQG 324 "Qualification of Power Modules for Use in Power Electronics Converter Units in Motor Vehicles". Release no.: 03.1/2021, May 2021.

[2] J. O. Gonzalez, R. Wu, S. Jahdi and O. Alatise, "Performance and Reliability Review of 650 V and 900 V Silicon and SiC Devices: MOSFETs, Cascode JFETs and IGBTs," in IEEE Transactions on Industrial Electronics, vol. 67, no. 9, pp.7375-7385, Sept. 2020.

DOI: 10.1109/tie.2019.2945299

[3] E. Bashar et al., "Comparison of Short Circuit Failure Modes in SiC Planar MOSFETs, SiC Trench MOSFETs and SiC Cascode JFETs," 2021 IEEE 8th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), 2021, pp.384-388.

DOI: 10.1109/wipda49284.2021.9645092

[4] T. Aichinger, G. Rescher, and G. Pobegen, "Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs," Microelectron.Rel., vol. 80, p.68–78, 2018.

DOI: 10.1016/j.microrel.2017.11.020

[5] V. V. Afanasev, M. Bassler, G. Pensl, and M. Schulz, "Intrinsic SiC/SiO2 interface states," Phys.Status Solidi (a), vol. 162, no. 1, p.321–337, 1997.

DOI: 10.1002/1521-396x(199707)162:1<321::aid-pssa321>3.0.co;2-f

[6] K. Puschkarsky T. Grasser T. Aichinger W. Gustin and H. Reisinger "Review on SiC MOSFETs high-voltage device reliability focusing on threshold voltage instability" IEEE Trans. Electron. Devices vol. 66 no. 11 pp.4604-4616 Nov. 2019.

DOI: 10.1109/ted.2019.2938262

[7] J. Orti Gonzalez and O. Alatise, "Impact of BTI-Induced Threshold Voltage Shifts in Shoot- Through Currents From Crosstalk in SiC MOSFETs," in IEEE Transactions on Power Electronics, vol. 36, no. 3, pp.3279-3291, March 2021.

DOI: 10.1109/TPEL.2020.3012298

[8] A. K. Ghosh, O. O. Awadelkarim and J. Hao, "Studies of AC BTI Stress in 4H SiC MOSFETs," 2021 IEEE International Integrated Reliability Workshop (IIRW), 2021, pp.1-4.

DOI: 10.1109/iirw53245.2021.9635608

[9] E. Murakami, T. Furuichi, T. Takeshita, and K. Oda, "Suppression of PBTI of SiC-MOSFETs under 100 kHz Gate-Switching Operation by Using a Gate Off-Voltage of -5 V," Materials Science Forum, vol. 924, pp.711-714, (2018)

DOI: 10.4028/www.scientific.net/msf.924.711

[10] G. Rescher, G. Pobegen, T. Aichinger, and T. Grasser, "Preconditioned BTI on 4H-SiC: Proposal for a nearly delay time-independent measurement technique," IEEE Trans. Electron Devices, vol. 65, no. 4, p.1419–1426, Apr. (2018)

DOI: 10.1109/ted.2018.2803283