Study on Homoepitaxy Performance of Engineered 150 mm and 200 mm SiC Substrates in a Multi-Wafer Batch Reactor

Article Preview

Abstract:

Engineered SiC wafers with a thin 4H-SiC layer bonded on a polycrystalline carrier substrate for the application as substrate in epitaxy are investigated. Epitaxial layers grown on such substrates in 150 mm and 200 mm diameter are compared to those on state-of-the-art conventional substrates from different vendors. The performance of the engineered wafers is judged by doping and thickness uniformities as well as the number and statistics of killer defects in the epitaxial layer.

You have full access to the following eBook

Info:

* - Corresponding Author

[1] H. Das et al. "The Role of Defects on SiC Device Performance and Ways to Mitigate Them", Defect and Diffusion Forum 434 (2024): 51-59

DOI: 10.4028/p-yibct9

Google Scholar

[2] E. Guiot et al. "SmartSiC™ 150 & 200mm engineered substrate: increasing SiC power device current density up to 30%", PCIM Europe 2024; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nürnberg, Germany (2024): 1599-1604

DOI: 10.1541/ieejias.144.nl10_4

Google Scholar

[3] S. Rouchier et al. "150 mm SiC engineered substrates for high-voltage power devices", Materials Science Forum 1062 (2022): 131-135

Google Scholar

[4] H. Biard et al. "Poly-SiC Characterization and Properties for SmartSiC™", Materials Science Forum 1124 (2024): 21-25

Google Scholar

[5] B. Kallinger et al. "Benchmarking Experiment of Substrate Quality Including SmartSiCTM Wafers by Epitaxy in a Batch Reactor", Solid State Phenomena 342 (2023): 91-98

DOI: 10.4028/p-av6tdz

Google Scholar