Discussion of Turn on Current Peaks of SiC Switches in Half Bridges

Article Preview

Abstract:

The optimal control parameters for semiconductor switches at the development state with new materials and structures are often unidentified. By using those sample switches with a gate control set by investigating one switch only, parasitic influences might lead to increased switching losses in half bridges [1, 2]. The focus of this paper is on an effect at turn on by using for example normally on JFET as high and low side switch. At this an increased current peak might occur which leads to higher switching losses. By adjusting the gate voltage losses can be economized.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 645-648)

Pages:

1177-1180

Citation:

Online since:

April 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2010 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] I. Koch, W. -R. Canders: Comparison of SiC-JFET and Si-IGBT inverter losses, Mater. Sci. Forum Vols. 615-617 (2009), p.907.

DOI: 10.4028/www.scientific.net/msf.615-617.907

Google Scholar

[2] B. Allebrand, H. -P. Nee: Comparison of commutation transients of inverters with silicon carbide JFETs with and without body diodes. NORPIE 2004, Trondheim.

Google Scholar

[3] J. Lutz: Halbleiter-Leistungsbauelemente. Springer-Verlag, Berlin Heidelberg 2006. ids, T2 [5 A/div] Vgs, T2 [10 V/div] t [200 ns/div] Vgs, T1 [10 V/div] vds, T2 [200 V/div].

Google Scholar