Minimization of Drain-to-Gate Interaction in a SiC JFET Inverter Using an External Gate-Source Capacitor

Article Preview

Abstract:

This paper presents a study on a SiC JFET leg of a 3-leg Voltage Source Inverter (VSI). The switching curves obtained with the JFET working in free wheeling mode are shown to point out drain-to-gate interaction effects. Indeed, during the drain-source voltage variations, the JFET gate-source voltage can have considerable variations, because of the electrical coupling induced by the gate-drain capacitance Cgd. When the gate-source voltage variation becomes too negative, there is a risk of occurrence of the phenomenon of punch-through in the gate-source junction. Conversely, when it is enough positive, the JFET may conduct and lead to a leg short-circuit. To decrease these undesired effects for the JFET legs and consequently for the SiC JFET inverter, an external gate-source capacitor is used. This solution is studied and optimized by simulation on an inverter leg.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 645-648)

Pages:

957-960

Citation:

Online since:

April 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2010 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] D. Bergogne, H. Morel, D. Planson, D. Tournier, P. Bevilacqua, B. Allard, R. Meuret, S. Vieillard, S. Raël, F. Meibody-Tabar, IEEE PESC (2008), pp.3178-83.

DOI: 10.1109/pesc.2008.4592442

Google Scholar

[2] B.J. Baliga, Silicon Carbide Power Devices, World Scientific, (2005).

Google Scholar

[3] M. Treu, R. Rupp, P. Blaschitz, K. Rüschenschmidt, Th. Sekinger, P. Friedrichs, R. Elpelt, D. Peters, IEEE IAS (2007), pp.324-30.

DOI: 10.1109/07ias.2007.10

Google Scholar

[4] P. Friedrichs, H. Mitlehner, R. Kaltschmidt, U. Weinert, W. Bartsch, C. Hecht, K. O. Dohnke, B. Weis, D. Stephani, Materials Science Forum Vol. 338-342 (2000), pp.1243-1246.

DOI: 10.4028/www.scientific.net/msf.338-342.1243

Google Scholar

[5] D. Bergogne, D. Tournier, R. Mousa, M.S. Koor, D. Planson, H. Morel, B. Allard, VDE VERLAG GMBH, Berlin-Offenbach, CIPS (2008).

Google Scholar

[6] R. Mousa, D. Planson, H. Morel, B. Allard, C. Raynaud, IEEE PESC (2008), pp.3111-17.

Google Scholar

[7] The SiCED website (2009), Available on: http: /siced. de.

Google Scholar

[8] The Semelab website (2009), Available on: http: /semelab. com/ Blocking voltage PunchThrough Fig. 6. Simulation results, ∆Vgs of JAH versus CG (left), Switching losses of JAL versus CG (right).

Google Scholar